课题基金 / 基金详情

Collaborative Research: PPoSS: Planning: Making Smart Use of SmartNICs

Collaborative Research: PPoSS: Planning: Making Smart Use of SmartNICs
协作研究:PPoSS:规划:巧妙利用 SmartNIC
批准号:
2028771
负责人:
Arvind Krishnamurthy
金额:
$8.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2020
资助国家:
美国
项目状态:
已结题
起止时间:
2020-10-01 至 2021-09-30

项目摘要

项目成果

Arvind Krishnamurthy的其他基金

相似基金

相关文献

中文摘要
翻译
随着底层技术的变化,计算范式有时会发生相当戏剧性的变化,从而显着改变主要用例。其中一些革命是很早就被预见到的,并且大张旗鼓地预示着,炒作远远早于实际回报。其他人本质上更具机会主义,利用最初为其他目的而开发的技术,并且该技术的采用开始改变实践,而没有引起更广泛的社区的太多注意。计算现在正处于一场“悄然革命”的边缘,这场革命与在将计算机连接到网络的设备上插入计算有关。这种所谓的 SmartNIC(用于计算增强型网络接口卡)的趋势在使应用程序更快和保持数据更安全方面显示出巨大的前景。该项目将重点关注如何最好地利用 SmartNIC 来提高应用程序性能和安全性。SmartNIC 最初设计用于从主机 CPU 卸载数据包处理,在某些设置中需要进行数据包处理才能在数据路径上执行加密和其他计算密集型任务。 SmartNIC 将这种数据包处理能力与其他三个特性相结合:(i) 与主机 CPU 隔离,(ii) 直接访问内存,以及 (iii) 通用可编程性。事实证明,这种组合使 SmartNIC 有潜力在整个计算生态系统中发挥强大而独特的作用。特别是,通过位于网络和主机之间的边界,它们可以更改向两者公开的接口,从而使 SmartNIC 能够大幅提高应用程序性能,同时提供更高的安全性和隐私性。然而,实现这些成果需要在三个不同的问题上取得进展。首先,SmartNIC 的硬件设计必须结合多个不同的单元(专用数据包处理单元、远程直接内存访问单元和通用计算单元),并在它们之间以及与主机内存之间提供快速互连。设计空间广阔,对于什么设计代表最佳权衡几乎没有达成一致。其次,这些智能网卡必须为应用程序提供一组可以提高其性能和安全性的原语。必须明智地选择这些原语,以便 SmartNIC 支持,同时易于应用程序利用以获得更好的性能和安全性。第三,需要验证工具来确保SmartNIC上的程序正确执行,并且整个系统(在多个主机及其SmartNIC上运行)是正确的。这将需要扩展当前的验证技术。该奖项反映了 NSF 的法定使命,并且通过使用基金会的智力价值和更广泛的影响审查标准进行评估,被认为值得支持。
英文摘要
Computing paradigms occasionally undergo rather dramatic shifts as underlying technologies change, significantly modifying the dominant use cases. Some of these revolutions are seen far in advance and are heralded by great fanfare, with the hype long preceding the actual payoffs. Others are more opportunistic in nature, leveraging a technology initially developed for another purpose, and the adoption of this technology starts altering practice without much notice from the broader community. Computing is now on the verge of such a “quiet revolution” having to do with inserting computation on the devices that connect computers to the network. This trend towards what are called SmartNICs (for computationally enhanced network interface cards) shows great promise in both making applications faster and in keeping data more secure. This project will focus on how to best leverage SmartNICs in order to improve application performance and security.SmartNICs were originally designed to offload packet-processing from the host CPU, which processing is necessary in certain settings to perform encryption and other compute-intensive tasks on the data path. SmartNICs combine this packet-processing power with three other characteristics: (i) isolation from the host CPU, (ii) direct access to memory, and (iii) general programmability. It turns out that this combination gives SmartNICs the potential to play a powerful and unique role in the overall computational ecosystem. In particular, by sitting on the boundary between the network and hosts, they can change the interfaces being exposed to both, allowing SmartNICs to substantially improve application performance while also providing greater security and privacy. However, realizing these gains requires making progress on three separate issues. First, the hardware design of SmartNICs must combine several different units (a specialized packet-handling unit, an remote direct memory access unit, and a general computation unit), and provide fast interconnections between them and with the host memory. The design space is vast, and there is little agreement on what designs represent the best trade-offs. Second, these SmartNICs must offer applications a set of primitives that can improve their performance and security. These primitives must be chosen wisely to be feasible for SmartNICs to support while being easy for applications to leverage for better performance and security. Third, verification tools are needed to ensure that the programs on the SmartNIC are correctly executed and that the overall system -- running on multiple hosts and their SmartNICs -- is correct. This will require extensions to current verification techniques.This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.
期刊论文(1)
专著(0)
科研奖励(0)
会议论文
Offloading load balancers onto SmartNICs
将负载均衡器卸载到 SmartNIC 上
DOI: 10.1145/3476886.3477505
发表时间: 2021
期刊: APSys
影响因子: --
作者: [Cui, Tianyi, Zhang, Wei, Zhang, Kaiyuan, Krishnamurthy, Arvind]
通讯作者: Krishnamurthy, Arvind
Collaborative Research: CNS Core: Large: Runtime Programmable Networks
  • 批准号:
    2213387
  • 项目类别:
    Continuing Grant
  • 资助金额:
    $120.0万
  • 财政年份:
    2022
  • 负责人:
    Arvind Krishnamurthy
  • 依托单位:
Collaborative Research: CNS Core: Medium: Programmable Disaggregated Storage
  • 批准号:
    2212193
  • 项目类别:
    Continuing Grant
  • 资助金额:
    $80.0万
  • 财政年份:
    2022
  • 负责人:
    Arvind Krishnamurthy
  • 依托单位:
EAGER: Collaborative Research: Towards an Extensible Internet
  • 批准号:
    2137221
  • 项目类别:
    Standard Grant
  • 资助金额:
    $2.16万
  • 财政年份:
    2021
  • 负责人:
    Arvind Krishnamurthy
  • 依托单位:
CNS Core: Small: Optimizing Distributed Transactions on Emerging Hardware
  • 批准号:
    2006349
  • 项目类别:
    Standard Grant
  • 资助金额:
    $49.99万
  • 财政年份:
    2020
  • 负责人:
    Arvind Krishnamurthy
  • 依托单位:
国内基金
海外基金
Research on Quantum Field Theory without a Lagrangian Description
  • 批准号:
    24ZR1403900
  • 项目类别:
    省市级项目
  • 资助金额:
    --
  • 批准年份:
    2024
  • 负责人:
    SATOSHI NAWATA
  • 依托单位:
Cell Research
Cell Research
Cell Research (细胞研究)