课题基金 / 基金详情

Design of highly reliable circuit considering crosstalk noise

Design of highly reliable circuit considering crosstalk noise
考虑串扰噪声的高可靠电路设计
批准号:
18500040
负责人:
MIURA Yukiya
金额:
$0.86万
依托单位国家:
日本
项目类别:
Grant-in-Aid for Scientific Research (C)
财政年份:
2006
资助国家:
日本
项目状态:
已结题
起止时间:
2006 至 2007

项目摘要

项目成果

MIURA Yukiya的其他基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
In order to guarantee proper function of a system,a correct clock signal must be distributed. A crosstalk noise induced by a parasitic capacitance between signal lines gives a large influence to a digital circuit. This influence is called a crosstalk fault. Moreover,since synchronous digital circuits are the dominant technology in the present day,it is possible to cause incorrect behavior in many parts in the circuit when the crosstalk noise is generated on the clock signal line. It is difficult to eliminate perfect causes of crosstalk noises. Moreover,crosstalk noises are not always detected as faults,because their influence may cause behavior of intermittent faults and crosstalk noises happen accidentally by unintended causes. In this work,we proposed two methods for distributing the clock signal that take account of crosstalk noises generated on the clock signal line,which are applicable to conventional synchronous digital systems. For the clock signal of a pulse type,we proposed a double/multiple clock pulse method that has the tolerance for an incorrect clock pulse induced by a crosstalk fault. For the clock signal of a level sensitive type,we proposed a self-correction method for the change of the clock signal width during system operation. The proposed method does not require a reference signal for signal correction. The circuits implemented by both methods can be inserted into clock signal.lines as adapter circuits for the conventional clocked element and flip-flop,and as a result,the proposed methods are easily built in conventional synchronous digital circuits. From simulation results,we find that implemented circuits had the ability of the tolerance for the process variations. Two proposed methods are applicable to not only LSIs but also every synchronous circuit including board circuits. Besides,they are useful for circuits demanding high reliability.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Proposal of Dependable Clock Signal Distribution
可靠时钟信号分配的建议
DOI: --
发表时间: 2006
期刊: Information Technology Letters, Forum on Information Technology 2006 LC-007
影响因子: --
作者: [Yukiya, Miura, Yukiya Miura, Yukiya Miura, Yukiya Miura]
通讯作者: Yukiya Miura
Dependable clock design for level sensitive clock signal
针对电平敏感时钟信号的可靠时钟设计
DOI: --
发表时间: 2007
期刊: Information Technology Letters vol. LC-012
影响因子: --
作者: [Yukiya, Miura]
通讯作者: Miura
A self-correction method for change of cock signal width
一种旋塞信号宽度变化的自校正方法
DOI: --
发表时间: 2007
期刊: Proceedings of IEEE European Test Symposium 11
影响因子: --
作者: [Yukiya, Miura, Yukiya Miura]
通讯作者: Yukiya Miura
A Self-Correction Method for Periodic Signals
一种周期信号的自校正方法
DOI: --
发表时间: 2008
期刊:
影响因子: --
作者: [Yukiya, Miura]
通讯作者: Miura
7
    Design of high reliability digital circuits having tolerance abilityfor noise and process variation
    • 批准号:
      21500059
    • 项目类别:
      Grant-in-Aid for Scientific Research (C)
    • 资助金额:
      $2.75万
    • 财政年份:
      2009
    • 负责人:
      MIURA Yukiya
    • 依托单位: