Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
基本信息
- 批准号:203575-2006
- 负责人:
- 金额:$ 2.19万
- 依托单位:
- 依托单位国家:加拿大
- 项目类别:Discovery Grants Program - Individual
- 财政年份:2006
- 资助国家:加拿大
- 起止时间:2006-01-01 至 2007-12-31
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
Logic enhanced memories are being shown to improve power consumption, performance and reduce cost of various digital systems. Beyond the obvious advantage of integrating more functions to build a system on a chip (SoC), logic enhanced memories offer internal memory bandwidths that would require tens or hundreds of standard memory chips to match. Power is saved by making more effective use of memory cycles and reducing inter-chip communication. Two ways my lab employs logic-enhanced memories are for Single Instruction stream Multiple Data stream (SIMD) computing and for internet routing. Computational RAM is one such SIMD parallel processor architecture, which has been patented, licenced to Canadian Industry and commercialized. Suitability of this existing architecture will be determined for new applications. Variations on this architecture will be designed for a number of applications. Through a collaboration with MIT Lincoln Labs, we had one 3-dimensional integrated circuit built and have been invited to participate in future runs of their 3D SOI IC process. Because the substrate is not electrically connected to the silicon-on-insulator circuits, the substrate can be removed through etching and the circuits from many wafers can be stacked in a small volume. The need for bonding pads is replaced by small 1.5 micrometre vias between layers. New architectures are required to fully exploit this new IC technology. Ternary Content Addressable Memories (TCAMs) are a popular solution for storing internet routing table address prefixes and searching them at high speed. In adding logic into the memory array at each cell, we are evaluating an alternative that requires the optimal number of bits of memory (half plus one) to achieve the same task, requires fewer transistors and performs searches faster. For high capacity routing in the backbone of the internet, we are investigating a logic-enhanced memory that can search for route entries for a large number of packets in parallel. Logic enhanced memories have advantages in bandwidth, power consumption and system performance.
逻辑增强型存储器被证明可以改善各种数字系统的功耗、性能并降低成本。除了集成更多功能以构建片上系统(SoC)的明显优势之外,逻辑增强型存储器还提供需要数十或数百个标准存储器芯片才能匹配的内部存储器带宽。通过更有效地利用存储器周期和减少芯片间通信来节省功耗。我的实验室采用逻辑增强存储器的两种方式是用于单指令流多数据流(SIMD)计算和互联网路由。 计算RAM是一种这样的SIMD并行处理器结构,它已获得专利,许可给加拿大工业和商业化。这种现有结构的适用性将被确定为新的应用。这种结构的变体将被设计用于许多应用。 通过与麻省理工学院林肯实验室的合作,我们制造了一个三维集成电路,并被邀请参与他们未来的3D SOI IC工艺。由于衬底没有与绝缘体上硅电路电连接,衬底可以通过蚀刻去除,并且来自许多晶片的电路可以堆叠在小体积中。层间1.5微米通孔。需要新的架构来充分利用这种新的IC技术。 三值内容可寻址存储器(TCAM)是一种用于存储Internet路由表地址前缀并高速搜索它们的流行解决方案。在将逻辑添加到每个单元的存储器阵列中时,我们正在评估一种需要最佳存储位数的替代方案(一半加一)来完成相同的任务,需要更少的晶体管,并且执行搜索更快。对于互联网骨干中的高容量路由,我们正在研究一种逻辑增强的存储器,其可以并行地搜索大量分组的路由条目。 逻辑增强存储器在带宽、功耗和系统性能方面具有优势。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
数据更新时间:{{ journalArticles.updateTime }}
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Elliott, Duncan其他文献
Elliott, Duncan的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Elliott, Duncan', 18)}}的其他基金
Radio Frequency Circuit Architectures
射频电路架构
- 批准号:
RGPIN-2017-05827 - 财政年份:2021
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Radio Frequency Circuit Architectures
射频电路架构
- 批准号:
RGPIN-2017-05827 - 财政年份:2020
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Radio Frequency Circuit Architectures
射频电路架构
- 批准号:
RGPIN-2017-05827 - 财政年份:2019
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Radio Frequency Circuit Architectures
射频电路架构
- 批准号:
RGPIN-2017-05827 - 财政年份:2018
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
High Performance Multispectral Camera for Aerial Operation
用于空中作业的高性能多光谱相机
- 批准号:
530499-2018 - 财政年份:2018
- 资助金额:
$ 2.19万 - 项目类别:
Engage Plus Grants Program
Radio Frequency Circuit Architectures
射频电路架构
- 批准号:
RGPIN-2017-05827 - 财政年份:2017
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Low-mass multispectral imaging borne by unmanned aerial vehicles
无人机承载的低质量多光谱成像
- 批准号:
507644-2016 - 财政年份:2016
- 资助金额:
$ 2.19万 - 项目类别:
Engage Grants Program
CMOS circuits for lab-on-chip analyte detection
用于芯片实验室分析物检测的 CMOS 电路
- 批准号:
203575-2011 - 财政年份:2015
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
CMOS circuits for lab-on-chip analyte detection
用于芯片实验室分析物检测的 CMOS 电路
- 批准号:
203575-2011 - 财政年份:2014
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
CMOS circuits for lab-on-chip analyte detection
用于芯片实验室分析物检测的 CMOS 电路
- 批准号:
203575-2011 - 财政年份:2013
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
相似国自然基金
greenwashing behavior in China:Basedon an integrated view of reconfiguration of environmental authority and decoupling logic
- 批准号:
- 批准年份:2024
- 资助金额:万元
- 项目类别:外国学者研究基金项目
相似海外基金
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2006 - 财政年份:2010
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2006 - 财政年份:2009
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2006 - 财政年份:2008
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2006 - 财政年份:2007
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2002 - 财政年份:2005
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2002 - 财政年份:2004
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Low-Cost and Low-Power LSI design Methodology optimized for Electron Beam Direct Writing Technique with Merged Memory Circuit
针对具有合并存储器电路的电子束直写技术优化的低成本和低功耗LSI设计方法
- 批准号:
16560317 - 财政年份:2004
- 资助金额:
$ 2.19万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2002 - 财政年份:2003
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-2002 - 财政年份:2002
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual
Merged logic-memory architectures and applications
合并逻辑存储器架构和应用
- 批准号:
203575-1998 - 财政年份:2001
- 资助金额:
$ 2.19万 - 项目类别:
Discovery Grants Program - Individual