High-density superconductive logic circuits utilizing 0 and π Josephson junctions
High-density superconductive logic circuits utilizing 0 and π Josephson junctions
复制标题
利用 0 和 Ω 约瑟夫森结的高密度超导逻辑电路
DOI:
10.1088/2631-8695/ad27f5
复制
发表时间:
2024
影响因子:
1.7
通讯作者:
Pedram, Massoud
中科院分区:
文献类型:
--
作者:
Razmkhah, Sasan;Pedram, Massoud
Superconductor Electronics (SCE) is a fast and power-efficient technology with great potential for overcoming conventional CMOS electronics' scaling limits. Nevertheless, the primary challenge confronting SCE today is its integration level, which lags several orders of magnitude behind CMOS circuits. In this study, we have innovated and simulated a novel logic family grounded in the principles of phase shifts occurring in 0 and π Josephson junctions. The fast phase logic (FPL) eliminates the need for large inductor loops and shunt resistances by combining the half-flux and phase logic. Therefore, the Josephson junction (JJ) area only limits the integration density. The cells designed with this paradigm are fast, and the clock-to-Q delay for logic cells is about 4ps. While maintaining over 50% parameter margins for wiring cells. This logic is power efficient and can increase the integration by at least 100× in the SCE chips.
登录
查看更多内容
DOI:
--
发表时间:
--
期刊:
影响因子:
--
作者:
T. Kato;Y. Yamanashi;N. Yoshikawa;A. Fujimaki;N. Takagi;K. Takagi;S. Nagasawa
通讯作者:
S. Nagasawa
DOI:
--
发表时间:
2019
期刊:
IEEE International Solid-State Circuits Conference
影响因子:
--
作者:
Ikki Nagaoka;Masamitsu Tanaka;Koji Inoue;A. Fujimaki
通讯作者:
A. Fujimaki
影响因子:
1.8
作者:
S. K. Tolpygo;V. Bolkhovsky;T. Weir;A. Wynn;D. Oates;L. Johnson;M. Gouker
通讯作者:
M. Gouker
影响因子:
1.8
作者:
Hironaka Yuki;Hosoya Takuya;Yamanashi Yuki;Yoshikawa Nobuyuki
通讯作者:
Yoshikawa Nobuyuki
影响因子:
3.6
作者:
Yamanashi Yuki;Nakaishi Sotaro;Sugiyama Akira;Takeuchi Naoki;Yoshikawa Nobuyuki
通讯作者:
Yoshikawa Nobuyuki