Power Gating Aware Task Scheduling in MPSoC
Power Gating Aware Task Scheduling in MPSoC
复制标题
MPSoC 中的电源门控任务调度
DOI：
10.1109/tvlsi.2010.2055907
复制
发表时间：
2011-10
影响因子：
2.8
通讯作者：
Wang, Yu
中科院分区：
文献类型：
--
作者：
Xu, Jiang;Xu, Yan;Yang, Huazhong;Liu, Weichen;Wang, Yu
缩小特征尺寸允许在单个芯片上实现更多更好的功能。然而，这使得多处理器片上系统(MPSoC)更容易受到各种可靠性威胁。电源噪声是采用功率门控技术的低功耗MPSoC面临的主要可靠性问题。对MPSoC中的处理单元通电和断电会导致很大的电源/地(P/G)噪声，并可能导致周围处理单元中的时序偏差甚至功能错误。以往对弹性体系结构的研究主要集中在电源/热管理方面，而忽略了电源门控引起的P/G噪声这一重要副作用。本文基于我们为MPSoC开发的详细的P/G噪声分析平台，首次提出了一个考虑P/G噪声的任务调度问题。为了降低噪声保护代价，提高MPSoC性能，提出了两种有效的算法。我们的实验表明，对于短任务(小于20K时钟周期)，模拟退火法和启发式算法都可以获得平均25%的性能提升和高达80%的噪声保护代价节省。对于高达200K时钟周期的较长任务，我们的方法的性能改进将变得相对较低。然而，我们仍然可以实现至少35.2%的噪声保护罚款节省。在此基础上，提出了伴随离线调度方法的轻量级在线调整策略，以适应运行时的变化，提高可靠性。
Shrinking the feature size allows more and better functions on a single chip. However, it makes multiprocessor system-on-chip (MPSoC) more susceptible to various reliability threats. Power supply noise is a major reliability problem faced by low power MPSoCs using power gating techniques. Powering on and off a processing unit in MPSoCs will induce large power/ground (P/G) noise and can cause timing divergence and even functional errors in surrounding processing units. Previous work on resilient architectures mainly focused on power/thermal management and neglected the important side-effect: P/G noise induced by power gating. In this paper, for the first time, we formulate a task scheduling problem with the consideration of P/G noise based on our detailed P/G noise analysis platform for MPSoC. Two efficient algorithms are proposed to reduce noise protection penalty and improve MPSoC performance. Our experiments show that both simulated annealing and heuristic algorithms can achieve on average 25% performance improvement together with up to 80% noise protection penalty saving compared with the conservative stop-go method for short tasks (shorter than 20 K clock cycles). For longer tasks up to 200 K clock cycles, the performance improvement of our methods will become relatively low. However, we can still achieve at least 35.2% noise protection penalty saving. Furthermore, a lightweight online adjustment strategy accompanying the offline scheduling method is proposed to adapt to runtime variations and improve reliability.
登录
查看更多内容
DOI：
10.1145/1120725.1121057
发表时间：
2005-01
期刊：
Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005.
影响因子：
--
作者：
A. Davoodi;Ankur Srivastava-
通讯作者：
A. Davoodi;Ankur Srivastava-
DOI：
10.1109/isqed.2007.123
发表时间：
2007-03
期刊：
8th International Symposium on Quality Electronic Design (ISQED'07)
影响因子：
--
作者：
Hailin Jiang;M. Marek-Sadowska
通讯作者：
Hailin Jiang;M. Marek-Sadowska
DOI：
10.1145/1146909.1146943
发表时间：
2006-07
期刊：
2006 43rd ACM/IEEE Design Automation Conference
影响因子：
--
作者：
K. Shi;D. Howard
通讯作者：
K. Shi;D. Howard
DOI：
10.1145/871506.871515
发表时间：
2003-08
期刊：
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003. ISLPED '03.
影响因子：
--
作者：
Suhwan Kim;S. Kosonocky;D. Knebel
通讯作者：
Suhwan Kim;S. Kosonocky;D. Knebel
DOI：
10.1145/1403375.1403446
发表时间：
2008-03
影响因子：
2.8
作者：
Thidapat Chantem;R. Dick;X. Hu
通讯作者：
Thidapat Chantem;R. Dick;X. Hu