Design of a novel low power 8-transistor 1-bit full adder cell
Design of a novel low power 8-transistor 1-bit full adder cell
复制标题
一种新型低功耗8晶体管1位全加器单元的设计
DOI：
10.1631/jzus.c1000372
复制
发表时间：
2011-07
期刊：
影响因子：
--
通讯作者：
Shen Ji-zhong
中科院分区：
文献类型：
--
作者：
Wei Yi;Shen Ji-zhong
An addition is a fundamental arithmetic operation which is used extensively in many very large-scale integration (VLSI) systems such as application-specific digital signal processing (DSP) and microprocessors. An adder determines the overall performance of the circuits in most of those systems. In this paper we propose a novel 1-bit full adder cell which uses only eight transistors. In this design, three multiplexers and one inverter are applied to minimize the transistor count and reduce power consumption. The power dissipation, propagation delay, and power-delay produced using the new design are analyzed and compared with those of other designs using HSPICE simulations. The results show that the proposed adder has both lower power consumption and a lower power-delay product (PDP) value. The low power and low transistor count make the novel 8T full adder cell a candidate for power-efficient applications.
登录
查看更多内容
影响因子：
12.7
作者：
F. E. Moore
通讯作者：
F. E. Moore
DOI：
10.1109/glsv.1999.757461
发表时间：
1999-03
期刊：
Proceedings Ninth Great Lakes Symposium on VLSI
影响因子：
--
作者：
R. Shalem;L. John;E. John
通讯作者：
R. Shalem;L. John;E. John
影响因子：
5.4
作者：
Zhuang Nan;Haomin Wu
通讯作者：
Zhuang Nan;Haomin Wu
DOI：
10.1109/isicir.2007.4441810
发表时间：
2007-09
期刊：
2007 International Symposium on Integrated Circuits
影响因子：
--
作者：
Po-Ming Lee;Chia-Hao Hsu;Yun-Hsiun Hung
通讯作者：
Po-Ming Lee;Chia-Hao Hsu;Yun-Hsiun Hung
DOI：
10.1109/iscas.1996.541898
发表时间：
1996-05
期刊：
1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96
影响因子：
--
作者：
E. Abu-Shama;M. Bayoumi
通讯作者：
E. Abu-Shama;M. Bayoumi