Linear Speedup Architectures
Linear Speedup Architectures
批准号:
8912100
负责人:
Kenneth Steiglitz
金额:
$20.71万
依托单位:
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
1989
资助国家:
美国
项目状态:
已结题
起止时间:
1989-11-15 至 1992-04-30
中文摘要
点击翻译按钮获取中文摘要
英文摘要
Limiting factors in highly parallel computation that stem from timing, communication, and reliability requirements are studied. Particular emphasis is placed on large regular structures, which are especially well suited for signal processing and iterative scientific computation, such as solving differential equations and simulating cellular automata. Computers with a million or more processors will be needed in some of these applications and mathematical results are needed to guide designer's decisions on synchronization method, memory organization and use of redundancy. The over-riding concern is whether the cost of systems can be made to grow slowly enough with the amount of parallelism. Ideally, the goal is to ensure linear speedup - a proportionate return on hardware investment. In the area of timing, work continues in statistical modeling of clock skew in synchronous systems, the analysis of throughput in self-timed arrays, and an ongoing comparison between these two synchronization paradigms. In synchronous systems all processing in different computational elements is simultaneously triggered by a signal called clock. Clock skew arises when the clock signal must travel different distances in order to reach all parts of a system. This may cause the system to work incorrectly. In self-timed systems, different elements do not assume their computations are synchronized and exchange "hand- shaking" signals everytime they need to synchronize. This may render the system slower due to overhead. In the area of communication, work continues on bounds based on pebbling arguments. These bounds on throughput depend only on memory bandwidth, and reveal the constraining effect of that resource. A major problem in parallel processing with large number of processors is to ensure that data is available for all processors to operate on. This data must be present in the memory of the different elements and/or be input/output to the machine. The availability of data ultimately determines computational speed. Analogous questions about the reliability of large parallel arrays are addressed. The question of whether or not linear speedup is attainable with fixed reliability is a central problem here, and is the subject of theoretical work.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Scaling Large Special Purpose Computers
-
批准号:9201484
-
项目类别:Continuing Grant
-
资助金额:$24.45万
-
财政年份:1992
-
负责人:Kenneth Steiglitz
-
依托单位:
A Proposal for Research on VLSI Engines for Lattice Calculations
-
批准号:8705454
-
项目类别:Continuing Grant
-
资助金额:$16.87万
-
财政年份:1987
-
负责人:Kenneth Steiglitz
-
依托单位:
Very Large Scale Integration (VLSI) for Digital Signal Processing
-
批准号:8414674
-
项目类别:Continuing Grant
-
资助金额:$11.27万
-
财政年份:1985
-
负责人:Kenneth Steiglitz
-
依托单位:
Digital Signal Processing and Very Large Scale Integrated (Vlsi) Implementation
-
批准号:8120037
-
项目类别:Continuing Grant
-
资助金额:$10.51万
-
财政年份:1982
-
负责人:Kenneth Steiglitz
-
依托单位:
Research on Algorithms For Digital Signal Processing
-
批准号:7916292
-
项目类别:Continuing Grant
-
资助金额:$8.12万
-
财政年份:1980
-
负责人:Kenneth Steiglitz
-
依托单位:
Patterns Through the Use of Structural and Linguistic Techniques
-
批准号:7616808
-
项目类别:Standard Grant
-
资助金额:$16.38万
-
财政年份:1976
-
负责人:Kenneth Steiglitz
-
依托单位:
Algorithms For Digital Signal Processing
-
批准号:7406336
-
项目类别:Standard Grant
-
资助金额:$11.8万
-
财政年份:1974
-
负责人:Kenneth Steiglitz
-
依托单位:
海外基金