Collaborative Research: Fast Hardware Encryption

点击翻译按钮获取中文摘要

Abstract:High speed, high volume cryptographic systems willform the basis for the security of video, wireless,and computer communications of the next decade. Thisresearch involves the design and development of suchsystems, especially that of hardware-based streamciphers. High speed hardware-based stream ciphers canbe easily manufactured, programmed, and implemented.They can be used to encrypt data (such as voice orvideo) in real time and are used as embeddedcomponents in cellular telephones, GPS satellites,radar, and radio systems. Most stream ciphers,however, have been found to be vulnerable to variouscryptoanalytic attacks. This research involves thedevelopment and analysis of new architectures forsequence generators which have all the aboveadvantages but which are much more secure thantraditional architectures. They are also potentiallyuseful for a variety of other applications such assonar systems and Monte Carlo integration.Linear feedback shift registers have proven especiallyuseful for the generation of pseudorandom sequencesfor high speed communications. They have beenintensively studied for over forty years and theirusefulness does not appear to have any end in sight.Recently a fundamentally new architecture for feedbackshift registers was discovered, the so-calledfeedback-with-carry shift register or FCSR. Thisarchitecture shares all the advantages of the linearfeedback architecture such as high speed and ease ofimplementation and significantly expands the class ofeasily generated and useful sequences. This researchinvolves a number of implementation issues for the newarchitecture including (1) the development of parallelcircuitry for high speed generation of pseudorandomsequences, (2) the design of combiners and feedforwardfunctions to increase the security of FCSR sequences, (3) the design of clock-controlled FCSR circuits, and (4) the analysis of the cryptographic security of the FCSR sequences which are generated in this way.