SBIR Phase II: Integrated Circuit Yield and Quality Improvement thru Test Data Analysis
SBIR Phase II: Integrated Circuit Yield and Quality Improvement thru Test Data Analysis
批准号:
1152453
负责人:
Pranab Nag
金额:
$50.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2012
资助国家:
美国
项目状态:
已结题
起止时间:
2012-05-01 至 2014-09-30
中文摘要
点击翻译按钮获取中文摘要
英文摘要
This Small Business Innovation Research (SBIR) Phase II project develops an automated, software-based analysis methodology that enables yield and quality improvement of integrated circuits (ICs) through information extraction from test measurement data. Deriving actionable information from test data is a challenging task due to lack of software that automatically correlates test measurement data obtained from failing ICs and their physical IC-design description (i.e., the layout). Maximizing knowledge extraction is accomplished by a new software-based diagnosis technique that uses in conjunction the logical and layout descriptions, in addition to the measured test data, to identify at the nanometer scale, the precise location and type of defects within non-working ICs. The project also develops software-based statistical methods that find commonalities among the defects characterized within failing ICs. The combination of improved diagnosis and commonality analyses means that the root-causes for failure can be quickly found and passed on to designers, process engineers, and test engineers to guide remedy selection and deployment.The broader impact/commercial potential of this project centers on continuing the advancement of the US semiconductor industry which is vital to both Homeland Security and the general advancement of society as a whole. There is significant commercial opportunity in supplying test data analysis on a per-design basis to Integrated Circuit (IC) producers that enables rapid improvement in yield and quality through feedback from manufacturing testing. The potential impact is tremendous since specific, pertinent information is fed back to both designers and manufacturers about how and why ICs fail. Chip designers will use this information to improve design rules for producing high-yielding and ultra-reliable ICs. Chip manufacturers will use this information to fine-tune their fabrication processes to maximize yield and performance, and optimize their test methodologies to ensure quality meets customer demands. It is also anticipated that this technology will also spur further research and broaden the scope of research in universities.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
国内基金
海外基金
登录
查看更多内容
Baryogenesis, Dark Matter and Nanohertz Gravitational Waves from a Dark
Supercooled Phase Transition
-
批准号:24ZR1429700
-
项目类别:省市级项目
-
资助金额:--
-
批准年份:2024
-
负责人:YUICHIRO NAKAI
-
依托单位:
ATLAS实验探测器Phase 2升级
-
批准号:11961141014
-
项目类别:国际(地区)合作与交流项目
-
资助金额:3350万元
-
批准年份:2019
-
负责人:刘衍文
-
依托单位:
地幔含水相Phase E的温度压力稳定区域与晶体结构研究
-
批准号:41802035
-
项目类别:青年科学基金项目
-
资助金额:12.0万元
-
批准年份:2018
-
负责人:张里
-
依托单位:
基于数字增强干涉的Phase-OTDR高灵敏度定量测量技术研究
-
批准号:61675216
-
项目类别:面上项目
-
资助金额:60.0万元
-
批准年份:2016
-
负责人:叶青
-
依托单位:
基于Phase-type分布的多状态系统可靠性模型研究
-
批准号:71501183
-
项目类别:青年科学基金项目
-
资助金额:17.4万元
-
批准年份:2015
-
负责人:陈童
-
依托单位:
纳米(I-Phase+α-Mg)准共晶的临界半固态形成条件及生长机制
-
批准号:51201142
-
项目类别:青年科学基金项目
-
资助金额:25.0万元
-
批准年份:2012
-
负责人:张英波
-
依托单位:
连续Phase-Type分布数据拟合方法及其应用研究
-
批准号:11101428
-
项目类别:青年科学基金项目
-
资助金额:23.0万元
-
批准年份:2011
-
负责人:黄卓
-
依托单位:
D-Phase准晶体的电子行为各向异性的研究
-
批准号:19374069
-
项目类别:面上项目
-
资助金额:6.4万元
-
批准年份:1993
-
负责人:张殿琳
-
依托单位: