Formal verification of firmware-based System-on-Chip modules
基于固件的片上系统模块的形式验证
基本信息
- 批准号:238346861
- 负责人:
- 金额:--
- 依托单位:
- 依托单位国家:德国
- 项目类别:Research Grants
- 财政年份:2013
- 资助国家:德国
- 起止时间:2012-12-31 至 2016-12-31
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
In modern design practices for System-on-Chip (SoC) modules a strong trend towards a firmware-based design style can be observed. Certain control functions of an SoC module are no longer implemented in hardware but as firmware running on processors instantiated particularly for this purpose. Firmware is a special software that is not accessible to the user of this module and that is stored, e.g., in a ROM (read-only-memory) already during manufacturing of the chip. This design style enjoys particular popularity especially with FPGA (field programmable gate array) designs and offers several advantages with respect to area consumption and maintainability. However, the tight coupling of hardware and software at a low level of granularity raises substantial verification challenges since the conventional practice of verifying hardware and software independently is no longer sufficient. In this project, formal verification techniques for firmware-based SoC modules shall be explored. The starting point of this project is a comprehensive case study in collaboration with Xilinx Inc. to assess the special characteristics of a firmware-based design style and the resulting implications for verification. The objective of this project is to do research in and to develop fully automatic techniques for generating joint computational models for hardware and software. The new models will allow us to apply standard methods of hardware verification also to firmware-based SoC designs. The project benefits from the proposer's long experience in the field of System-on-Chip verification as well as from active collaborations with industrial providers as well as users of formal verification technology.
在片上系统(SoC)模块的现代设计实践中,可以观察到基于固件的设计风格的强烈趋势。SoC模块的某些控制功能不再以硬件实现,而是作为在特别为此目的而实例化的处理器上运行的固件来实现。固件是一种特殊的软件,该模块的用户无法访问,并且存储在,例如,在芯片制造期间已经在ROM(只读存储器)中。这种设计风格特别受欢迎,尤其是在FPGA(现场可编程门阵列)设计中,并且在面积消耗和可维护性方面具有几个优点。然而,硬件和软件在低粒度级别上的紧密耦合提出了实质性的验证挑战,因为独立地验证硬件和软件的常规实践不再足够。在这个项目中,正式验证技术的固件为基础的SoC模块进行了探索。该项目的起点是与Xilinx Inc.合作进行的全面案例研究。评估基于固件的设计风格的特点以及由此产生的对核查的影响。该项目的目标是研究和开发用于生成硬件和软件的联合计算模型的全自动技术。新模型将使我们能够将标准的硬件验证方法应用于基于固件的SoC设计。该项目受益于提案人在片上系统验证领域的长期经验,以及与工业提供商和正式验证技术用户的积极合作。
项目成果
期刊论文数量(5)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
A HW-dependent software model for cross-layer fault analysis in embedded systems
用于嵌入式系统跨层故障分析的硬件相关软件模型
- DOI:10.1109/latw.2016.7483356
- 发表时间:2016
- 期刊:
- 影响因子:0
- 作者:C. Bartsch;C. Villarraga;D. Stoffel;W. Kunz
- 通讯作者:W. Kunz
Speculative disassembly of binary code
- DOI:10.1145/2968455.2968505
- 发表时间:2016-10
- 期刊:
- 影响因子:0
- 作者:M. Ammar;Benguettache Khadra;D. Stoffel;W. Kunz
- 通讯作者:M. Ammar;Benguettache Khadra;D. Stoffel;W. Kunz
Software in a hardware view: New models for HW-dependent software in SoC verification and test
硬件视图中的软件:SoC 验证和测试中依赖于硬件的软件的新模型
- DOI:10.1109/test.2014.7035308
- 发表时间:2014
- 期刊:
- 影响因子:0
- 作者:C. Villarraga;B. Schmidt;B. Bao;C. Bartsch;T. Fehmel;D. Stoffel;W. Kunz
- 通讯作者:W. Kunz
Cycle-accurate software modeling for RTL verification of embedded systems
用于嵌入式系统 RTL 验证的周期精确软件建模
- DOI:10.1109/ddecs.2017.7934571
- 发表时间:2017
- 期刊:
- 影响因子:0
- 作者:M. Schwarz;C. Villarraga;D. Stoffel;W. Kunz
- 通讯作者:W. Kunz
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Professor Dr.-Ing. Wolfgang Kunz其他文献
Professor Dr.-Ing. Wolfgang Kunz的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Professor Dr.-Ing. Wolfgang Kunz', 18)}}的其他基金
Hardware/Software Cross-Layer Fault Analysis for Safe Embedded System Design
用于安全嵌入式系统设计的硬件/软件跨层故障分析
- 批准号:
360597144 - 财政年份:2017
- 资助金额:
-- - 项目类别:
Research Grants
Property First Hardware Design - A Correct-by-Construction Methodology for RTL Design from System Level Models
属性优先硬件设计 - 从系统级模型进行 RTL 设计的构建修正方法
- 批准号:
328724410 - 财政年份:2016
- 资助金额:
-- - 项目类别:
Research Grants
Formale Verifikation sequentieller und arithmetischer Schaltungsblöcke durch strukturelle Methoden
使用结构方法对时序和算术电路块进行形式验证
- 批准号:
5198506 - 财政年份:1999
- 资助金额:
-- - 项目类别:
Research Grants
相似海外基金
Automated Formal Verification of Quantum Protocols for the Quantum Era
量子时代量子协议的自动形式验证
- 批准号:
24K20757 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Grant-in-Aid for Early-Career Scientists
Next-generation KYC banking verification via embedded smart keyboard
通过嵌入式智能键盘进行下一代 KYC 银行验证
- 批准号:
10100109 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Collaborative R&D
SHF: Small: QED - A New Approach to Scalable Verification of Hardware Memory Consistency
SHF:小型:QED - 硬件内存一致性可扩展验证的新方法
- 批准号:
2332891 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant
CRII: CPS: FAICYS: Model-Based Verification for AI-Enabled Cyber-Physical Systems Through Guided Falsification of Temporal Logic Properties
CRII:CPS:FAICYS:通过时态逻辑属性的引导伪造,对支持人工智能的网络物理系统进行基于模型的验证
- 批准号:
2347294 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant
CRII: SHF: Theoretical Foundations of Verifying Function Values and Reducing Annotation Overhead in Automatic Deductive Verification
CRII:SHF:自动演绎验证中验证函数值和减少注释开销的理论基础
- 批准号:
2348334 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant
Trust Matrix: A blockchain-driven system for business identity verification, increasing business efficiency and reducing fraud.
Trust Matrix:区块链驱动的企业身份验证系统,可提高业务效率并减少欺诈。
- 批准号:
10099958 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Collaborative R&D
AF: Small: Verification Complexities of Self-Assembly Systems
AF:小:自组装系统的验证复杂性
- 批准号:
2329918 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant
ERI: Unraveling Multi-Phase Ink Shear-Thinning Flow Mechanism in Direct Ink Writing Process: Computational Fluid Dynamics Simulation and In-Situ Experimental Verification
ERI:揭示直接墨水书写过程中的多相墨水剪切稀化流动机制:计算流体动力学模拟和原位实验验证
- 批准号:
2347497 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant
Research on Computable Analysis and Verification of Efficient Exact Real Computation
高效精确实数计算的可计算分析与验证研究
- 批准号:
24K20735 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Grant-in-Aid for Early-Career Scientists
FET: SHF: Small: A Verification Framework for Hybrid Classical and Quantum Protocols (VeriHCQ)
FET:SHF:小型:混合经典和量子协议的验证框架 (VeriHCQ)
- 批准号:
2330974 - 财政年份:2024
- 资助金额:
-- - 项目类别:
Standard Grant