Hardware and software interference mitigation for ARINC-653 compliant real-time operating systems on multi-core architectures

点击翻译按钮获取中文摘要

The main objective of the proposed project is to define new solutions for mitigating undesirable hazards caused by the shared resources in multicore systems. These hazards are called interferences. We address the hazards that occur at both hardware and software level in the context where critical applications are executed on multi-core systems, in avionic systems. We will consider the reality of designers from avionics by considering the tight requirements imposed by standards like ARINC-653 standard and DO-178 certification and by collaborating with an industrial actor in the aerospace sector. Our specific objectives are to: 1. Define an innovative approach for mitigation of hardware interferences in multicore systems 2. Propose efficient solutions to mitigate software interferences 3. Propose new validation methods and develop tools for assessment of interference mitigation solutions in multicore systems. The proposed methodology will address specifically the aerospace constraints where standards, certifications and tight real-time constraints need to be respected. The expected outcome is a set of solutions and a set of tools enabling designers to cope with one of the major challenges for software design in aerospace: the interferences. The proposed solutions will be an enabler for the transition from classical monocore architectures to the modern efficient multicore architectures in order to execute critical aerospace applications and integrate new capabilities to meet operational requirements. The project will enable academia and industry to collaborate for solving a key challenge and train the HQP required for the future generation of embedded systems and software to be used in aerospace field.