BlueScale: a scalable memory architecture for predictable real-time computing on highly integrated SoCs
BlueScale: a scalable memory architecture for predictable real-time computing on highly integrated SoCs
复制标题
BlueScale:可扩展内存架构,用于在高度集成的 SoC 上进行可预测的实时计算
DOI:
10.1145/3489517.3530612
复制
发表时间:
2022
期刊:
影响因子:
--
通讯作者:
Dong, Zheng
中科院分区:
文献类型:
--
作者:
Jiang, Zhe;Yang, Kecheng;Audsley, Neil;Fisher, Nathan;Shi, Weisong;Dong, Zheng
In real-time embedded computing, time-predictability and performance are required simultaneously by memory transactions. However, with increasingly more elements being integrated into hardware, memory interconnects become a critical stumbling block to satisfying timing correctness, due to lack of hardware and scheduling scalability. In this paper, we propose a new hierarchically distributed memory interconnect, BlueScale, managing memory transactions using identical Scale Elements, which ensures hardware scalability. The Scale Element introduces two nested priority queues, achieving iterative compositional scheduling for memory transactions, guaranteeing transaction tasks' scheduling schedulability. Associated with the new architecture, a theoretical model is established to improve BlueScale's real-time performance.
登录
查看更多内容
DOI:
10.1145/2641361.2641379
发表时间:
2013
期刊:
SIGARCH Comput. Archit. News
影响因子:
--
作者:
G. Plumbridge;J. Whitham;N. Audsley
通讯作者:
N. Audsley
DOI:
--
发表时间:
2020
期刊:
IEEE Real Time Technology and Applications Symposium
影响因子:
--
作者:
Haitong Wang;N. Audsley;Wanli Chang
通讯作者:
Wanli Chang
DOI:
10.1109/dac18072.2020.9218652
发表时间:
2020
期刊:
2020 57th ACM/IEEE Design Automation Conference (DAC)
影响因子:
--
作者:
Francesco Restuccia;Alessandro Biondi;Mauro Marinoni;Giorgiomaria Cicero;G. Buttazzo
通讯作者:
G. Buttazzo
DOI:
--
发表时间:
2021
期刊:
IEEE Real Time Technology and Applications Symposium
影响因子:
--
作者:
Zhe Jiang;N. Audsley;Dayu Shill;Kecheng Yang;N. Fisher;Zheng Dong
通讯作者:
Zheng Dong
影响因子:
4.5
作者:
Schoeberl, Martin;Abbaspour, Sahar;Tocchi, Alessandro
通讯作者:
Tocchi, Alessandro