Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications
Design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications
复制标题
针对功率受限和速度不敏感的应用，设计具有时钟门控和上拉控制方案的触发器
DOI：
10.1049/iet-cdt.2015.0139
复制
发表时间：
2016-07
影响因子：
1.2
通讯作者：
Xu Congyuan
中科院分区：
文献类型：
--
作者：
Geng Liang;Shen Jizhong;Xu Congyuan
In this study, a novel power efficient implicit pulsed-triggered flip-flop with embedded clock-gating and pull-up control scheme (IPFF-CGPC) is proposed. By applying an XOR-based clock-gating scheme in the pulse generating stage, which conditionally disables the inverter chain when the input keeps unchanged, IPFF-CGPC is able to gain low power efficiency by eliminating redundant transitions of internal nodes. Meanwhile, a pull-up control scheme is applied to enhance the discharging path and save short-circuit power when D makes ‘0’–‘1’ transition. To further improve the robustness of the proposed design, the XOR-based comparator in the clock-gating scheme is replaced by a transmission gate-based comparator, which results in an enhanced version (IPFF-ECGPC). Based on the SMIC 65 nm technology, extensive post-layout simulation results show that IPFF-CGPC exhibits excellent power characteristic with a reduction of 32.06–85.89% against its rival designs at 10% data switching activity. Due to its power efficiency, its power-delay product (PDP) gains an improvement of up to 73.94% in the same condition. Moreover, IPFF-ECGPC also enjoys outstanding total-power and PDP efficiency at 10% data switching activity. Therefore, the proposed designs are suitable for power-constrained applications in very-large-scale integration designs which are speed-insensitive.
登录
查看更多内容
DOI：
10.1109/tvlsi.2009.2029116
发表时间：
2011
影响因子：
2.8
作者：
M. Phyu;Kangkang Fu;W. Goh;K. Yeo
通讯作者：
M. Phyu;Kangkang Fu;W. Goh;K. Yeo
DOI：
10.1109/tvlsi.2009.2038705
发表时间：
2011-05
影响因子：
2.8
作者：
P. Zhao;J. McNeely;W. Kuang;Nan Wang;Zhongfeng Wang
通讯作者：
P. Zhao;J. McNeely;W. Kuang;Nan Wang;Zhongfeng Wang
DOI：
10.1109/tvlsi.2005.859586
发表时间：
2005-11
影响因子：
2.8
作者：
A. Strollo;D. Caro;E. Napoli;N. Petra
通讯作者：
A. Strollo;D. Caro;E. Napoli;N. Petra
DOI：
10.1109/tvlsi.2012.2232684
发表时间：
2014
影响因子：
2.8
作者：
Jin-Fa Lin
通讯作者：
Jin-Fa Lin
DOI：
10.1109/4.668997
发表时间：
1998-05
期刊：
IEEE J. Solid State Circuits
影响因子：
--
作者：
H. Kawaguchi;T. Sakurai
通讯作者：
H. Kawaguchi;T. Sakurai