TC: Medium: Collaborative Research: Side-Channel-Proof Embedded Processors with Integrated Multi-Layer Protection
TC: Medium: Collaborative Research: Side-Channel-Proof Embedded Processors with Integrated Multi-Layer Protection
批准号:
0904943
负责人:
Jia Di
金额:
$10.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2009
资助国家:
美国
项目状态:
已结题
起止时间:
2009-09-01 至 2011-08-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
Abstract: Side-Channel-Proof Embedded Processors with Integrated Multi-Layer ProtectionEmbedded digital systems are ubiquitous and may contain sensitive information that could be used for malicious purposes if fallen into the wrong hands. Therefore, strong cryptographic algorithms have been incorporated inside these devices. However, attackers have switched their targets from the cryptographic algorithms themselves to the hardware/software implementations of these algorithms, through ?side-channel? chip measurements. From a hardware perspective, such side-channel attacks can be implemented at both the circuit-level and architecture-level. Although much research has been performed in mitigating side-channel attacks, these solutions are inflexible, unsystematic, and have high overhead. The goal of this research is to develop a universal solution that synergistically combines both architecture-level and circuit-level countermeasures for mitigating all major categories of side-channel attacks, to yield an extremely secure, highly flexible, low overhead digital system design methodology. In this proof-of-concept project, preliminary research will be carried out at both levels. At the architecture-level, novel architectural support to mitigate architecture-level timing and access-driven attacks will be developed. At the circuit-level, Delay-Insensitive Ternary Logic will be utilized to design the new architectural support as well as other key components of a MIPS32 4K-compatible embedded microprocessor. The effectiveness and efficiency of side-channel attack resistance at both architecture-level and circuit-level will be evaluated. Educational modules of circuit-level and architecture-level attack mitigation will be developed. Graduate and undergraduate students, especially from underrepresented groups, will be involved in this project. The research outcome will be disseminated to the academic and industrial communities through journal articles, conference presentations, and appropriate websites.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Collaborative Research: FuSe: Deep Learning and Signal Processing using Silicon Photonics and Digital CMOS Circuits for Ultra-Wideband Spectrum Perception
-
批准号:2329014
-
项目类别:Continuing Grant
-
资助金额:$39.98万
-
财政年份:2023
-
负责人:Jia Di
-
依托单位:
CCRI:Medium:Collaborative Research:Hardware-in-the-Loop and Remotely-Accessible/Configurable/Programmable Internet of Things (IoT) Testbeds
-
批准号:2016485
-
项目类别:Standard Grant
-
资助金额:$35.0万
-
财政年份:2020
-
负责人:Jia Di
-
依托单位:
IRES Track I:Collaborative Research:Application-Specific Asynchronous Deep Learning IC Design for Ultra-Low Power
-
批准号:1951489
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2020
-
负责人:Jia Di
-
依托单位:
Cyber-Centric Multidisciplinary Security Workforce Development
-
批准号:1922180
-
项目类别:Continuing Grant
-
资助金额:$463.46万
-
财政年份:2019
-
负责人:Jia Di
-
依托单位:
SaTC: TTP: Medium: Collaborative: RESULTS: Reverse Engineering Solutions on Ubiquitous Logic for Trustworthiness and Security
-
批准号:1703602
-
项目类别:Standard Grant
-
资助金额:$34.96万
-
财政年份:2017
-
负责人:Jia Di
-
依托单位:
GOALI: Extreme Environment Microcontrollers
-
批准号:1607285
-
项目类别:Standard Grant
-
资助金额:$34.92万
-
财政年份:2016
-
负责人:Jia Di
-
依托单位:
SHF: Small: ADAPT: an Adaptive Delay-insensitive Asynchronous PlaTform for energy efficiency across wide dynamic ranges
-
批准号:1216382
-
项目类别:Standard Grant
-
资助金额:$30.0万
-
财政年份:2012
-
负责人:Jia Di
-
依托单位:
海外基金