Study for Optoelectronic Integrated Circuits with Light Emitting Devices by Epitaxial Lift-off Technique

外延剥离技术发光器件光电集成电路的研究

基本信息

  • 批准号:
    08455166
  • 负责人:
  • 金额:
    $ 4.35万
  • 依托单位:
  • 依托单位国家:
    日本
  • 项目类别:
    Grant-in-Aid for Scientific Research (B)
  • 财政年份:
    1996
  • 资助国家:
    日本
  • 起止时间:
    1996 至 1998
  • 项目状态:
    已结题

项目摘要

The size of metal wires in the Large Scale Integrated Circuits (LSIs) will become very large when very high-speed signal transfer speed is realized by using the metal interconnects. In order to overcome this problem of speed and size, the optical interconnection is thought promising. In this research we have developed a few technologies to realize the optically interconnected LSI chips, such as the mounting technologies of GaAs light emitting diode. (LED) onto Si chips.Previously the mechanical polishing had been used for thinning the GaAs LEDs, which is less practical. In this study we have employed a new technology called "Epitaxial Lift-Off (ELO) Method" to remove the GaAs LEDs from the substrate, in which the LEDs are grown by molecular beam epitaxy with a thin AlAs release layer between the LED layer and the substrate, and the AlAs layer is selectively etched in a dilute HF solution. We have improved the method and very high speed (〜18 times higher speed) ELO method was established by adding the surfactant and antifoaming agent into the etching solution, raising the temperature and applying high pressure (5 kgf/cmィイD12ィエD1). Also the GaAs mounting technology onto the Si chips was developed and we have confirmed that the mounted GaAs LEDs are not deteriorated.Furthermore, we have developed such as design and fabrication method for grating couplers, fabrication technologies for optical waveguides with no crack, and design and fabrication method for branched waveguides. Finally the pattern matching LSI called "optically interconnected Kohonen net" was designed and fabricated. The basic operation of the fabricated test chip was confirmed.
当使用金属互连实现非常高速的信号传输速度时,大规模集成电路(LSI)中的金属线的尺寸将变得非常大。为了克服速度和尺寸问题,光互连被认为是有前途的。在本研究中,我们开发了一些实现光互连LSI芯片的技术,例如GaAs发光二极管的安装技术。 (LED) 到 Si 芯片上。以前采用机械抛光来减薄 GaAs LED,但不太实用。在这项研究中,我们采用了一种名为“外延剥离(ELO)法”的新技术,从基板上去除GaAs LED,其中LED是通过分子束外延生长的,在LED层和基板之间有一层薄薄的AlAs释放层,并且AlAs层在稀HF溶液中被选择性蚀刻。我们改进了方法,通过在蚀刻溶液中添加表面活性剂和消泡剂,提高温度并施加高压(5 kgf/cmィイD12エD1),建立了非常高速(〜18倍的速度)ELO方法。此外,还开发了Si芯片上的GaAs安装技术,并确认了安装的GaAs LED不会劣化。此外,我们还开发了光栅耦合器的设计和制造方法、无裂纹光波导的制造技术、分支波导的设计和制造方法等。最后设计并制作了称为“光互连Kohonen网络”的模式匹配LSI。确认了所制作的测试芯片的基本操作。

项目成果

期刊论文数量(28)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
前田 純一: "GaAsエピタキシャルリフトオフ法の高速化" 第43回応用物理学関係連合講演会講演予稿集. 3. (1996)
前田纯一:《高速砷化镓外延剥离法》第43届应用物理学会会议论文集3。(1996)
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
Shin Yokoyama: "Fabrication Technology for Optically Interconnected Integrated Circuits"FED Journal. Vol.7 No.2(Japanese Edition). 22-31 (1996)
Shin Yokoyama:“光互连集成电路的制造技术”FED 杂志。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
Y.Sasaki: "High-Speed GaAs Epitaxial Lift-Off and Bonding with High Alignment Accuracy using Sapphire Plate" Abstracts of 192nd Electrochemical Society Meeting. 97-2. 2469 (1997)
Y.Sasaki:“使用蓝宝石板实现高对准精度的高速 GaAs 外延剥离和键合”第 192 届电化学学会会议摘要。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
横山新: "光結合集積回路製作技術"FEDジャーナル. 7,No.2. 22-31 (1996)
横山新:《光耦合集成电路制造技术》FED Journal 7,No.2.22-31(1996)。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
T. Doi, A. Uehara, Y. Takahashi, S. Yokoyama, A. Iwata and M. Hirose: "An Experimental Pattern Recognition System Using Bidirectional Optical Bus Lines"Jpn. J. Appl. Phys.. 37, No.3B. 1116-1121 (1998)
T. Doi、A. Uehara、Y. Takahashi、S. Yokoyama、A. Iwata 和 M. Hirose:“使用双向光纤总线的实验模式识别系统”Jpn。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
{{ item.title }}
{{ item.translation_title }}
  • DOI:
    {{ item.doi }}
  • 发表时间:
    {{ item.publish_year }}
  • 期刊:
  • 影响因子:
    {{ item.factor }}
  • 作者:
    {{ item.authors }}
  • 通讯作者:
    {{ item.author }}

数据更新时间:{{ journalArticles.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ monograph.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ sciAawards.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ conferencePapers.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ patent.updateTime }}

YOKOYAMA Shin其他文献

YOKOYAMA Shin的其他文献

{{ item.title }}
{{ item.translation_title }}
  • DOI:
    {{ item.doi }}
  • 发表时间:
    {{ item.publish_year }}
  • 期刊:
  • 影响因子:
    {{ item.factor }}
  • 作者:
    {{ item.authors }}
  • 通讯作者:
    {{ item.author }}

{{ truncateString('YOKOYAMA Shin', 18)}}的其他基金

Study of Optical Switches Operating at Ultra-Low Voltages Using Magneto-Optic Photonic Crystals
利用磁光光子晶体在超低电压下工作的光开关的研究
  • 批准号:
    22656084
  • 财政年份:
    2010
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Grant-in-Aid for Challenging Exploratory Research
Monolithic Integration of Ring-Resonator Optical Switches using Electro-Optic Material, on Si LSI
使用电光材料在 Si LSI 上单片集成环形谐振器光开关
  • 批准号:
    17360166
  • 财政年份:
    2005
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Grant-in-Aid for Scientific Research (B)
Study on fabrication method for ultra-small transistors by means of selective atomic-layer deposition
选择性原子层沉积超小型晶体管制备方法研究
  • 批准号:
    11450125
  • 财政年份:
    1999
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Grant-in-Aid for Scientific Research (B)
Development of medium energy ion scattering spectroscopy using time of flight method and its application to semiconductor process evaluation
飞行时间法中能离子散射光谱的发展及其在半导体工艺评估中的应用
  • 批准号:
    06555096
  • 财政年份:
    1994
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Grant-in-Aid for Scientific Research (A)

相似海外基金

Applications of Epitaxial lift off technology for II-VI semiconductors
II-VI族半导体外延剥离技术的应用
  • 批准号:
    EP/L025396/1
  • 财政年份:
    2014
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Research Grant
SBIR Phase I: Dry Epitaxial Lift-off for High Efficiency Solar Cells
SBIR 第一阶段:高效太阳能电池的干式外延剥离
  • 批准号:
    1215626
  • 财政年份:
    2012
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Standard Grant
Development of an epitaxial lift-off technique for II-VI semiconductor heterostructures
II-VI族半导体异质结构外延剥离技术的开发
  • 批准号:
    EP/E02209X/1
  • 财政年份:
    2006
  • 资助金额:
    $ 4.35万
  • 项目类别:
    Research Grant
{{ showInfoDetail.title }}

作者:{{ showInfoDetail.author }}

知道了