The development of the element process technology for the new type LSI of the product layer by VUV-CVD
VUV-CVD产品层新型LSI元件工艺技术的开发
基本信息
- 批准号:15360194
- 负责人:
- 金额:$ 9.22万
- 依托单位:
- 依托单位国家:日本
- 项目类别:Grant-in-Aid for Scientific Research (B)
- 财政年份:2003
- 资助国家:日本
- 起止时间:2003 至 2005
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
High-performance of the system LSI is being looked for in the information-technology society. The high density of the LSI, the technology research and development of the miniaturization have been advanced since before. It is not a two-dimensional integrated circuit, but you must make the three-dimensional integrated circuit, that is, the product layer type for more high density. It is very important to establish the preparation technology of the product layer pattern system LSI which put more than one function specially and together in one chip. The depth of the via hole of the system LSI was about several 100μm, and the depth of the via hole of the system LSI was uniform and difficult to make an excellent insulation film in the insulation character so far with the technology. We developed the new technology (VUV-CVD method) that a silicone pale film which oxidized by the photo-chemical reaction of an organic silicone compound by the vacuum purple outside light was made. It is possible in this method that an insulation film is made to accumulate in the via hole of the system LSI that it is deep because a pale film can be made if it is the place where light appears. So, the development of the process technology for the next generation product layer pattern system LSI was done by using VUV-CVD method in this research.A plasma-etching device was made in 2003. A pale film insulated by the vacuum purple outside light CVD on the side of the via hole of the depth 5-50μm made in the Si circuit board or the quartz glass circuit board by the plasma etching law, a diameter 5-50mm was made to accumulate in a 2004〜2005.
信息技术社会正在寻求系统LSI的高性能。 LSI的高密度化、小型化的技术研发一直在进步。它不是二维集成电路,但必须制作三维集成电路,即更高密度的产品层型。建立将多种功能专门集成在一块芯片上的产品层模式系统LSI的制备技术非常重要。系统LSI的过孔深度约为数百μm,且系统LSI的过孔深度均匀,以现有技术难以制作出绝缘特性优异的绝缘膜。我们开发了新技术(VUV-CVD法),通过真空紫色外部光的作用,有机硅化合物发生光化学反应,形成硅酮浅色薄膜。在该方法中,由于如果是光出现的地方,则可以制作浅色的膜,所以可以在系统LSI的通孔内堆积较深的绝缘膜。因此,本研究采用VUV-CVD法进行下一代产品层图形系统LSI的工艺技术开发。2003年制作了等离子蚀刻装置。利用等离子蚀刻法在Si电路板或石英玻璃电路板上制作的深度5-50μm的通孔侧面,通过真空紫色外光CVD绝缘了一层浅色薄膜,形成直径5-50mm的积层。 在2004〜2005年。
项目成果
期刊论文数量(57)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
Applications of OLEDs that use VUV-CVD films
使用VUV-CVD薄膜的OLED的应用
- DOI:
- 发表时间:2005
- 期刊:
- 影响因子:0
- 作者:Kyoichi Oshida;Tatsuo Nakazawa;Sylvie Bonnamy;Takaomi Suzuki;Kozo Osawa;Morinobu Endo;K.Toshikawa
- 通讯作者:K.Toshikawa
プラスチックの表面の改質方法、プラスチック表面のメッキ方法、プラスチック・プラスチック表面改質装置
塑料表面改性方法、塑料表面电镀方法、塑料/塑料表面改性设备
- DOI:
- 发表时间:2005
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
PLD法によるハイドロキシアパタイト被膜の形成
PLD法制备羟基磷灰石薄膜
- DOI:
- 发表时间:2004
- 期刊:
- 影响因子:0
- 作者:前園好成;横谷篤至;黒澤宏;菱沼宣是;松野博光;K.Toshikawa;K.Toshikawa;A.Kameyama;横谷 篤至;横谷 篤至;亀山 晃弘;横谷 篤至;横谷 篤至
- 通讯作者:横谷 篤至
Poly-crystallized hydroxyapatite coating deposited by pulsed laser deposition method at room temperature
脉冲激光沉积法室温沉积多晶羟基磷灰石涂层
- DOI:
- 发表时间:2005
- 期刊:
- 影响因子:0
- 作者:Tatsuo Nakazawa;Kyoichi Oshida;Morinobu Endo;A.Yokotani;M.Katto
- 通讯作者:M.Katto
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
KAMEYAMA Akihiro其他文献
KAMEYAMA Akihiro的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('KAMEYAMA Akihiro', 18)}}的其他基金
The research of photonic crystal fiber sensors
光子晶体光纤传感器的研究
- 批准号:
18686035 - 财政年份:2006
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Young Scientists (A)
相似海外基金
Fault-based Built-In Self Test schemes for AMS System LSI
AMS 系统 LSI 基于故障的内置自检方案
- 批准号:
18K11222 - 财政年份:2018
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Study on System LSI using Low Voltage and Low Power CMOS Analog Integrated Circuit Thchnology
采用低电压、低功耗CMOS模拟集成电路技术的系统LSI研究
- 批准号:
16560309 - 财政年份:2004
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Research on System LSI Design Methodology for Social Infrastructure
社会基础设施系统LSI设计方法研究
- 批准号:
14GS0218 - 财政年份:2002
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Creative Scientific Research
Study on Design Methodologies for Scalable System-LSI Architectures
可扩展系统LSI架构的设计方法研究
- 批准号:
11308011 - 财政年份:1999
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Scientific Research (A).
Development of System-LSI Architectures Based on Merged Memory/Logic Technology
基于合并存储器/逻辑技术的系统LSI架构的开发
- 批准号:
09358005 - 财政年份:1997
- 资助金额:
$ 9.22万 - 项目类别:
Grant-in-Aid for Scientific Research (A)














{{item.name}}会员




