Machine learning based test pattern analysis for localizing critical power activity areas

Machine learning based test pattern analysis for localizing critical power activity areas
复制标题

基于机器学习的测试模式分析,用于本地化关键电力活动区域

DOI:
10.1109/dft.2017.8244464
复制
发表时间:
2017
期刊:
2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
影响因子:
--
通讯作者:
R. Drechsler
R. Drechsler
中科院分区:
--
文献类型:
--
作者:
H. Dhotre;S. Eggersglüß;M. Dehbashi;U. Pfannkuchen;R. Drechsler

文献摘要

参考文献

被引文献

相似文献

在数字电路设计阶段,功率风险测试模式的识别是一项至关重要的任务。过大的测试功率可能会导致测试失败,因为ir下降,噪音等。必须避免这种情况,以防止产量损失和芯片损坏。然而,由于运行时间和资源的限制,不可能对所有测试模式进行精确的功率模拟,以识别具有功率风险的模式,并找到每个模式中的关键区域。因此,一项重要的任务是选择具有潜在功率风险的模式子集,并以准确的方式对其进行模拟。在本文中,我们提出了一种独立的测试模式分析方法,用于集成到现有的工业设计流程中。所提出的测试模式分析技术是一种基于电池暂态功率活度(TPA)来识别潜在功率风险模式的轻量级方法。该方法利用布局和功率信息,利用机器学习技术识别关键的功率活动区域。实验是在开源基准测试和工业设计上进行的。结果与商用功率和红外降模拟工具相关。所提出的方法被认为在速度和不安全模式关键区域的本地化方面是有效的。
The identification of power-risky test patterns is a crucial task in the design phase of digital circuits. Excessive test power could lead to test failures due to IR-drop, noise, etc. This has to be avoided to prevent yield loss and chip damages. However, the accurate power simulation of all test patterns to identify power-risky patterns as well as to find critical areas within each pattern is not possible due to run time and resource constraints. An important task is therefore the selection of a subset of potentially power-risky patterns, which will be simulated in an accurate manner. In this paper, we propose an independent test pattern analysis methodology for the integration into an existing industrial design flow. The proposed test pattern analysis technique is a lightweight method based on the cell's Transient Power Activity (TPA) to identify potentially power-risky patterns. The method uses layout and power information to identify critical power activity areas using machine learning techniques. Experiments were performed on opensource benchmarks as well as on an industrial design. The results were correlated with commercial power and IR-drop simulation tools. The proposed methodology was found to be effective in terms of speed and localization of the critical areas for unsafe patterns.
考虑电源噪声和串扰的关键路径的布局感知模式分级程序
DOI: --
发表时间: 2012
期刊: Journal of electronic testing
影响因子: --
作者:
Junxia Ma;M. Tehranipoor;P. Girard
通讯作者: P. Girard
一种基于概率和约束的低功耗测试生成方法
DOI: --
发表时间: 2012
期刊: 2012 IEEE 21st Asian Test Symposium
影响因子: --
作者:
H. Bidgoli;Majid Namaki;Z. Navabi
通讯作者: Z. Navabi
具有均匀分布开关活动的布局感知转换延迟故障模式生成
DOI: --
发表时间: 2008
影响因子: --
作者:
Jeremy Lee;M. Tehranipoor
通讯作者: M. Tehranipoor
考虑电源噪声的最坏情况关键路径延迟分析
DOI: --
发表时间: 2013
期刊: Asian Test Symposium
影响因子: --
作者:
Fang Bao;M. Tehranipoor;Harry H. Chen
通讯作者: Harry H. Chen
考虑峰值功率降低的低功率加权随机模式发生器的设计与综合
DOI: --
发表时间: 1999
期刊: Proceedings (IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems)
影响因子: --
作者:
Xiaodong Zhang;K. Roy
通讯作者: K. Roy