Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters.
Vertically stacked multi-heterostructures of layered materials for logic transistors and complementary inverters.
复制标题
DOI:
10.1038/nmat3518
复制
发表时间:
2013-03
期刊:
影响因子:
41.2
通讯作者:
Duan X
中科院分区:
文献类型:
--
作者:
Yu WJ;Li Z;Zhou H;Chen Y;Wang Y;Huang Y;Duan X
The layered materials such as graphene have attracted considerable interest for future electronics. Here we report the vertical integration of multi-heterostructures of layered materials to enable high current density vertical field-effect transistors (VFETs). An n-channel VFET is created by sandwiching few-layer molybdenum disulfide (MoS2) as the semiconducting channel between a monolayer graphene and a metal thin film. The VFETs exhibit a room temperature on-off ratio >103, while at same time deliver a high current density up to 5,000 A/cm2, sufficient for high performance logic applications. This study offers a general strategy for the vertical integration of various layered materials to obtain both p- and n-channel transistors for complementary logic functions. A complementary inverter with larger than unit voltage gain is demonstrated by vertically stacking the layered materials of graphene, Bi2Sr2Co2O8 (p-channel), graphene, MoS2 (n-channel), and metal thin film in sequence. The ability to simultaneously achieve high on-off ratio, high current density, and logic integration in the vertically stacked multi-heterostructures can open up a new dimension for future electronics to enable three-dimensional integration.
登录
查看更多内容
影响因子:
38.3
作者:
通讯作者:
--
影响因子:
10.8
作者:
Bai, Jingwei;Duan, Xiangfeng;Huang, Yu
通讯作者:
Huang, Yu
影响因子:
56.9
作者:
Ohta, Taisuke;Bostwick, Aaron;Rotenberg, Eli
通讯作者:
Rotenberg, Eli
影响因子:
56.9
作者:
Yang, Heejun;Heo, Jinseong;Kim, Kinam
通讯作者:
Kim, Kinam
影响因子:
10.8
作者:
Bhaviripudi, Sreekar;Jia, Xiaoting;Kong, Jing
通讯作者:
Kong, Jing