SAT-based post-processing for regional capture power reduction in at-speed scan test generation
SAT-based post-processing for regional capture power reduction in at-speed scan test generation
复制标题
基于 SAT 的后处理,可降低全速扫描测试生成中的区域捕获功率
DOI:
10.1109/ets.2016.7519327
复制
发表时间:
2016
期刊:
影响因子:
--
通讯作者:
X. Wen
中科院分区:
文献类型:
--
作者:
S. Eggersglüß;K. Miyase;X. Wen
With more and more sophisticated low-power design techniques being applied to modern LSI chips for aggressive functional power reduction, the risk of fault-free chips falsely failing production test grows due to excessively high test power compared with functional power. Existing low-power ATPG methods, however, suffer from severe test data inflation and often use unfocused global test power reduction. This paper proposes a novel optimization-SAT-based at-speed scan test generation method that is explicitly targeted at eliminating high-capture-power test vectors in a pre-generated compact test set. This method employs layout information in reducing capture switching activity in a focused regional manner. Experiments demonstrate that the proposed method can effectively eliminate a large number of high-capture-power test vectors with neither test data inflation nor fault coverage loss.
登录
查看更多内容
DOI:
10.1109/ets.2012.6233026
发表时间:
2012
期刊:
2012 17th IEEE European Test Symposium (ETS)
影响因子:
--
作者:
A. Czutro;M. Sauer;I. Polian;B. Becker
通讯作者:
B. Becker
影响因子:
--
作者:
Jeremy Lee;M. Tehranipoor
通讯作者:
M. Tehranipoor
DOI:
--
发表时间:
2013
期刊:
Asian Test Symposium
影响因子:
--
作者:
Fang Bao;M. Tehranipoor;Harry H. Chen
通讯作者:
Harry H. Chen
DOI:
--
发表时间:
2015
期刊:
Design, Automation and Test in Europe
影响因子:
--
作者:
A. Touati;A. Bosio;L. Dilillo;P. Girard;A. Virazel;P. Bernardi;M. Reorda
通讯作者:
M. Reorda
DOI:
10.1007/s10836-009-5115-5
发表时间:
2009
期刊:
Journal of Electronic Testing
影响因子:
--
作者:
Meng;Kai;Jiun
通讯作者:
Jiun