课题基金 / 基金详情

Collaborative Research: High-Performance Time-Interleaved Analog-to-Digital Converter Design with Digitally Assisted Calibration for Low-Power Broadband Applications

Collaborative Research: High-Performance Time-Interleaved Analog-to-Digital Converter Design with Digitally Assisted Calibration for Low-Power Broadband Applications
合作研究:针对低功耗宽带应用的具有数字辅助校准功能的高性能时间交错模数转换器设计
批准号:
1509538
负责人:
Randall Geiger
金额:
$22.75万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2015
资助国家:
美国
项目状态:
已结题
起止时间:
2015-08-01 至 2019-07-31

项目摘要

项目成果

Randall Geiger的其他基金

相似基金

相关文献

中文摘要
翻译
无线通信行业在过去十年中经历了异常的增长,从而产生了具有多用途功能的时尚的低功率手持设备,所述多用途功能诸如文本消息收发、语音通信、社交网络、在线购物、因特网浏览、交互式TV和移动的视频博客。 目前约有30亿人使用这些智能手持设备,预计未来几年需求将大幅增长。虽然这些设备提供的功能是惊人的,远远超过了大多数人甚至几年前的设想,下一代设备的预期功能将远远超过今天可用的功能。 这些设备中的一个关键组件是模数转换器(ADC),它将射频模拟信号转换为数字信号,这些数字信号可以由功能强大的处理器处理,这些处理器是智能设备的大脑。 本研究项目的重点是设计具有上级性能且可在极低功耗水平下工作的下一代自测试ADC。 这将延长手持设备中电池充电之间的时间。这项工作的意义在于为智能手持设备的未来发展提供了一个必要的关键组件。 这项研究的预期成果是先进的ADC设计,具有增强的性能和可靠性,同时降低功耗和增加电池寿命。手持个人通信平台的趋势是扩展整个频谱,从而允许在软件中实现所有无线电功能。用于手持个人通信平台的下一代接收器将需要具有高分辨率和低功耗的超宽带模数转换器(ADC)。这项工作的重点是开发具有无与伦比的功率效率和性能的射频接收机ADC。 本研究的目的是介绍一种实用的方法,实现宽带ADC的无线通信系统与上级分辨率和低功耗特性。 为了实现这一目标,我们提出了五个目标:1)通过电路结构和校准技术的共同发展,开发一种低功耗、高分辨率的宽带时间交错混合逐次逼近寄存器(SAR)/流水线结构; 2)开发一种子ADC结构,该结构具有固有的不可恢复误差,适合于线性、非线性和定时误差的全速背景校准; 4)开发实现最佳联合增益/偏移/不连续性/非线性/相位偏斜校准的后台全速校准算法;和5)设计、制造、并在当前状态下测试混合时间交错背景校准宽带ADC原型,本发明的方法以实验方式验证该方法的性能潜力。 就更广泛的影响而言,这项研究将对电子设备的效率、可靠性和生产成本产生重大影响,并将有助于确保消费电子行业的可持续增长。 在这个项目下,将招募和指导来自代表性不足群体的研究生和本科生。
英文摘要
The wireless communications industry has experienced exceptional growth in the past decade resulting in sleek low-power handheld devices with multi-purpose functionality such as text-messaging, voice communications, social networking, on-line shopping, internet browsing, interactive TV, and mobile video blogging. Around 3 billion people currently use these smart handheld devices and demand is expected to grow substantially in years to come. Though the functionality these devices provide is phenomenal and far exceeds what most envisioned even a few years ago, the anticipated capabilities of next-generation devices will far eclipse what is available today. A critical component in these devices is an analog-to-digital converter (ADC) that converts radio frequency analog signals into digital signals that can be processed by powerful processors which serve as the brain of smart devices. This research project focuses on the design of next-generation, self-testing ADCs that have superior performance and can operate at extremely low power levels. This will extend the time between recharging of batteries in handheld devices. The significance of this work is in providing a key component necessary for the future development of smart handheld devices. The expected outcome of this research is advanced ADC designs with enhanced performance and reliability while reducing power dissipation and increasing battery life.The trend in handheld personal communication platforms is to digitize the entire spectrum thereby allowing implementation of all radio functions in software. Next-generation receivers for handheld personal communication platforms will require very broadband analog-to-digital converters (ADCs) with both high resolution and low power consumption. This work focuses on the development of ADCs for radio frequency receivers with unmatched power efficiency and performance. The goal of this research is to introduce a practical method for realizing broadband ADCs for wireless communication systems with superior resolution and low power characteristics. To achieve this goal, five objectives have been established: 1) Develop a low-power high-resolution broadband time-interleaved hybrid successive approximation register (SAR)/pipelined architecture through the co-development of circuit structures and calibration techniques; 2) Develop a sub-ADC structure with inherent absence of non-recoverable errors suitable for at-speed background calibration of linear, nonlinear, and timing errors; 3) Develop a phase clock generator architecture with fine-phase digital control enabling accurate timing skew calibration; 4) Develop a background at-speed calibration algorithm that achieves optimal joint gain/offset/discontinuity/nonlinearity/phase-skew calibration; and 5) Design, fabricate, and test a prototype hybrid time-interleaved background-calibrated broadband ADC in a state-of-the-art process to experimentally verify performance potential of this approach. In terms of broader impacts, this research will have significant impact on efficiency, reliability, and production costs of electronic devices and will contribute to ensuring the sustainable growth of the consumer electronics industry. Graduate and undergraduate students from underrepresented groups will be recruited and mentored under this project.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
ISCAS 2022 Student Participation Grant
  • 批准号:
    2203457
  • 项目类别:
    Standard Grant
  • 资助金额:
    $2.5万
  • 财政年份:
    2022
  • 负责人:
    Randall Geiger
  • 依托单位:
Student Participation Grant for 2019 IEEE Midwest Symposium on Circuits and Systems (MWSCAS)
  • 批准号:
    1927285
  • 项目类别:
    Standard Grant
  • 资助金额:
    $1.5万
  • 财政年份:
    2019
  • 负责人:
    Randall Geiger
  • 依托单位:
SaTC: STARSS: Small: Analog Hardware Trojans: Threats, Detection, and Mitigation
  • 批准号:
    1814516
  • 项目类别:
    Standard Grant
  • 资助金额:
    $32.72万
  • 财政年份:
    2018
  • 负责人:
    Randall Geiger
  • 依托单位:
Lifetime Electrothermal Stress Management for Multi-core Systems
  • 批准号:
    0903530
  • 项目类别:
    Standard Grant
  • 资助金额:
    $36.64万
  • 财政年份:
    2009
  • 负责人:
    Randall Geiger
  • 依托单位:
国内基金
海外基金
Research on Quantum Field Theory without a Lagrangian Description
  • 批准号:
    24ZR1403900
  • 项目类别:
    省市级项目
  • 资助金额:
    --
  • 批准年份:
    2024
  • 负责人:
    SATOSHI NAWATA
  • 依托单位:
Cell Research
Cell Research
Cell Research (细胞研究)