权益分类	功能权益	普通用户	{{item.name}}会员
{{category.name}}	{{benefitItem.name}}

Studies on combined arithmetic circuits for high-speed digital signal processing

高速数字信号处理组合运算电路的研究

基本信息

批准号：
08680358
负责人：
TAKAGI Naofumi
金额：
$ 1.6万
依托单位：
Nagoya University
依托单位国家：
日本
项目类别：
Grant-in-Aid for Scientific Research (C)
财政年份：
1996
资助国家：
日本
起止时间：
1996 至 1997
项目状态：
已结题

项目摘要

We have developed methods for designing combined arithmetic circuits which execute consecutive addition/subtractions and multiplications appearing in degital signal processing as one operation, and also developed high-speed computing method using these circuits. The main results are as follows :1. We have designed an add-multiply-adder which executes consecutive addition, multipli-cation and addition appearing often in degital signal processing as one operation, and shown its applications.2. We have developed a new high-speed square rooting algorithm using a multiply-adder which executes consecutive multiplication and addition as one operation.3. We have developed a new method for generating powers of an operand, such as recirocal, square root, reciprocal square root, reciprocal square, reciprocal cube and so on, using a multiplier with operand modifier.4. We have developed an adder which is optimal in theory and very efficient in practice, under the assumption of left-to-righ input arrival.5. We have developed two hardware algorithms for modular division with very large modulus which is required in cryptosystems. One is based on the extended Euclidean algorithm and the other is based on the binay GCD algorithm.6. We have developed massively parallel algorithms for executing arithmetic operations on a functional memory and have developed a method for motion vector detection using them.

我们已经开发了用于设计组合运算电路的方法，该组合运算电路将数字信号处理中出现的连续加/减和乘法作为一个操作来执行，并且还开发了使用这些电路的高速计算方法。主要研究结果如下：1.设计了一种加乘加法器，将数字信号处理中经常出现的连续的加、乘、加作为一次运算来执行，并给出了它的应用.提出了一种新的高速平方根算法，该算法采用乘加器，将连续的乘加运算作为一次运算来执行.提出了一种利用带操作数修饰符的乘法器生成操作数的幂的新方法，如倒数、平方根、倒数平方根、倒数立方等.在输入端从左到右到达的假设下，我们设计了一个理论上最优，实际上非常有效的加法器.针对密码体制中要求的大模数模除法，我们提出了两种硬件算法。一种是基于扩展的欧几里德算法，另一种是基于binay GCD算法.我们已经开发了大规模的并行算法执行算术运算的功能存储器，并开发了一种方法，使用它们的运动矢量检测。