课题基金 / 基金详情

Hardware Implementation of Cryptographic Algorithms on FPGAs and ASICs

Hardware Implementation of Cryptographic Algorithms on FPGAs and ASICs
FPGA 和 ASIC 上加密算法的硬件实现
批准号:
514921-2017
负责人:
Areibi, Shawki
金额:
$1.82万
依托单位:
依托单位国家:
加拿大
项目类别:
Engage Grants Program
财政年份:
2017
资助国家:
加拿大
项目状态:
已结题
起止时间:
2017-01-01 至 2018-12-31

项目摘要

项目成果

Areibi, Shawki的其他基金

相似基金

相关文献

中文摘要
翻译
最近,能够安全地存储和传输关键数据和敏感信息已被证明是企业成功的关键因素。在这个普遍的电子连接时代,黑客、特洛伊木马、病毒和电子欺诈都对安全和加密有重要的需求。最广泛使用的对称加密算法是3DES、RC4、Twofish和AES。非对称加密中使用的算法有RSA、XTR和Diffie-Hellman。上述算法都可以在软件或硬件中实现。硬件加速是指使用硬件比使用软件更有效地执行任务。为了在当今负载较重的通信网络中获得更高的性能,使用硬件加速器来实现密码算法是更有效的。可重构逻辑允许在硬件单元中定义新功能,将硬件速度和效率结合在一起,能够以经济高效的方式适应和应对扩展功能、变化的环境要求、系统功能的改进、变化的协议和数据编码标准。该方案将执行体系结构探索,为加密算法找到高效的体系结构。在探索阶段,将生成并评估几个体系结构,以估计面积、性能、功耗和灵活性等冲突的约束和目标。
英文摘要
In recent times the ability to securely store and transfer critical data and sensitive information has proved acritical factor in success of business. In this age of universal electronic connectivity, of hackers, Trojans,viruses and electronic fraud, there is an important need for security and encryption.The most widely used symmetric encryption algorithms are 3DES, RC4, Twofish and AES.Examples of algorithms used in Asymmetric encryption are RSA, XTR and Diffie-Hellman.All the above mentioned algorithms can be implemented in either software or hardware. Hardware accelerationis the use of hardware to perform a task more efficiently than is possible in software. In order to achieve higherperformance in today's heavily loaded communication networks, utilization of hardware accelerators forcryptography algorithms is more efficient. These hardware accelerators tend to offload the most computingintensive operations of encryption algorithms from the main processor.Reconfigurable logic allows the definition of new functions to be defined in hardware units, combininghardware speed and efficiency, with ability to adapt and cope in a cost effective way with expandingfunctionality, changing environmental requirements, improvements in system features, changing protocols anddata-coding standards.This proposal will perform architecture exploration to find efficient architectures for encryption algorithms.During the exploration phase, several architectures will be generated and evaluated to estimate the conflictingconstraints and objectives such as area, performance, power consumption and flexibility.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
A Smart and Efficient CAD Framework for Mapping Algorithms on Field Programmable Gate Arrays
  • 批准号:
    RGPIN-2017-04016
  • 项目类别:
    Discovery Grants Program - Individual
  • 资助金额:
    $2.04万
  • 财政年份:
    2022
  • 负责人:
    Areibi, Shawki
  • 依托单位:
A Smart and Efficient CAD Framework for Mapping Algorithms on Field Programmable Gate Arrays
  • 批准号:
    RGPIN-2017-04016
  • 项目类别:
    Discovery Grants Program - Individual
  • 资助金额:
    $2.04万
  • 财政年份:
    2021
  • 负责人:
    Areibi, Shawki
  • 依托单位:
A Smart and Efficient CAD Framework for Mapping Algorithms on Field Programmable Gate Arrays
  • 批准号:
    RGPIN-2017-04016
  • 项目类别:
    Discovery Grants Program - Individual
  • 资助金额:
    $2.04万
  • 财政年份:
    2020
  • 负责人:
    Areibi, Shawki
  • 依托单位:
A Smart and Efficient CAD Framework for Mapping Algorithms on Field Programmable Gate Arrays
  • 批准号:
    RGPIN-2017-04016
  • 项目类别:
    Discovery Grants Program - Individual
  • 资助金额:
    $2.04万
  • 财政年份:
    2019
  • 负责人:
    Areibi, Shawki
  • 依托单位:
海外基金