HiPHiPECS: High Level Programming of High Performance Embedded Computing Systems
HiPHiPECS: High Level Programming of High Performance Embedded Computing Systems
批准号:
0306142
负责人:
Sanjay Rajopadhye
金额:
$0.0万
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
2003
资助国家:
美国
项目状态:
已结题
起止时间:
2003-07-15 至 2007-06-30
中文摘要
0306142Sanjay rajopadhy科罗拉多州立大学hiphipecs:高性能嵌入式计算系统的高级编程该项目涉及嵌入式计算领域的课程开发,需要来自多个学科的专业知识:数字电路设计、VLSI、实时系统、应用、算法和编程。在嵌入式系统的两大类中,一类是由非常大量的简单嵌入式系统(烤面包机、门把手、玩具、控制器等)组成,通常不需要高性能。这些设备价格低廉、成熟且稳定,存在交叉编译环境,因此可以相当可靠地设计和销售产品。这个名为HiPHiPECS的项目专注于一个相关的、更具挑战性和不断增长的市场细分(电话、数码相机、汽车传感器数据处理、卫星控制、信息设备、网络路由器、复印机、打印机、扫描仪、传真机等),这些都需要极高的性能。开发这些高性能嵌入式应用程序需要利用并行性,对带宽、功率/能耗、计算时间和吞吐量施加越来越严格的限制。对于这样的系统,越来越多的趋势是向片上系统(SoC)发展,其中多个实现结构(可重新配置的逻辑,处理器核心,DSP和ASIC)组合在单个异构芯片上。根据国际半导体技术路线图(ITRS),在这一领域存在指数级的“设计差距”(路线图将其定义为电路设计者有效利用硅资源的能力与芯片上可用晶体管数量之间的差距)。这种设计差距需要提高数字电路/系统设计中涉及的抽象水平。虽然已确定这是一种需要,但很少作出努力以协调一致的方式解决有关的教育和培训需要。迫切需要培训电路/系统设计师的这些技能,包括以下领域:应用领域(信号/图像处理、网络、控制系统、数值分析、算法)、系统工程与设计(软件工程、模块化、逐步细化、正确性形式化方法)、编程技能、数据结构、算法分析、并行处理(并行算法理论、并行检测、并行编程语言、多线程、数据并行)、操作系统,尤其是实时操作系统;计算机体系结构,指令集体系结构,DSP,指令级并行,SIMD体系结构,电路级设计,性能分析,功耗/能耗,吞吐量,面积和时间的精确建模。hiphipics的主要贡献将是开发高性能嵌入式系统的课程。它将针对基于FPGA的可重新配置计算平台,因为它们的可重新配置性允许在教学设置中探索其他实现结构。拟议的课程将侧重于嵌入式应用程序的计算和数据密集型部分,主要是因为这是高性能解决方案至关重要的地方,其目标是加强高性能嵌入式计算系统的高级编程领域的教学。该项目涉及工业合作,解决了一个关键的国家需求,它建立在高性能计算的当前研究基础上,它代表了该领域教育的一个重大转变(而不是增量变化)。
英文摘要
0306142Sanjay RajopadhyeColorado State UniversityHiPHiPECS: High Level Prgramming of High Performance Embedded Computing Systems$497,232This project addresses curriculum development in the field of embedded computing which requires expertise from a number of disciplines: digital circuit design, VLSI, real time systems, applications, algorithms and programming. Of the two major classes of embedded systems, one consists of extremely large volumes of simple embedded systems (toasters, doorknobs, toys, controllers, etc.), and typically does not require high performance. The devices are inexpensive, mature, and stable, cross-compilation environments exist and so products can be designed and marketed fairly reliably. This project, HiPHiPECS, focuses on a related, more challenging and growing segment of the market (telephones, digital cameras, automobile sensor data processing, satellite control, information appliances, network routers, photocopiers, printers, scanners, fax machines, etc.), that require extremely high performance. Developing these high performance embedded applications necessitates the exploitation of parallelism, imposes increasingly severe constraints on bandwidth, power/energy consumption, computation time, and throughput. For such systems, there is an increasing trend towards Systems-on-a-Chip (SoC) where multiple implementation fabrics (re-configurable logic, processor cores, DSP 's and ASIC 's) are combined on a single heterogeneous chip. According to the International Technology Roadmap for Semiconductors (ITRS), there is an exponential "design gap" (the roadmap identifies this as the gap between the ability of circuit designers to effectively use silicon resources and the number of transistors available on the chip) in this area. This design gap necessitates raising the level of abstraction involved in digital circuit/system design. Although this has been identified as a need, few efforts are directed toward addressing the associated educational and training needs in a concerted manner. There is a critical need to train circuit/system designers in these skills that encompass such areas as: Expertise in the application domain (signal/image processing, networking, control systems, numerical analysis, algorithms), System engineering and design (software engineering, modularity, stepwise refinement, formal methods for correctness), Programming skills, data structures, algorithm analysis, Parallel processing (parallel algorithm theory, parallelism detection, parallel programming languages, multi-threading, data-parallelism), Operating systems, especially real-time OS, Computer architecture, instruction set architectures, DSP 's, instruction level parallelism, and SIMD architectures, Circuit level design, performance analysis, precise modeling of power/energy consumption, throughput, area and time. The main contributions of HiPHiPECS will be the development of a curriculum for high performance embedded systems. It will target FPGA based re-configurable computing platforms, since their re-configurability allows for the exploration of other implementation fabrics in a pedagogic setting. The proposed curriculum will focus on the computation-and data-intensive parts of embedded applications, primarily because this is where high performance solutions are critical, with the goal of enhancing instruction in the area of High Level Programming for High Performance Embedded Computing Systems. The project, which involves industrial collaboration, addresses a critical national need, it is founded on current research in High Performance Computing, and it represents a major shift (as opposed to an incremental change) in education in this area.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Co-Design for Exascale General Purpose computing on Graphics Processing Units (GPGPU)
-
批准号:1240991
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2012
-
负责人:Sanjay Rajopadhye
-
依托单位:
International: Research Experience for US Students at INRIA - REUSSI 2
-
批准号:1045885
-
项目类别:Continuing Grant
-
资助金额:$10.0万
-
财政年份:2010
-
负责人:Sanjay Rajopadhye
-
依托单位:
SHF: Small: Simplifying Reductions
-
批准号:0917319
-
项目类别:Standard Grant
-
资助金额:$46.62万
-
财政年份:2009
-
负责人:Sanjay Rajopadhye
-
依托单位:
CPA-CPL: The Reduction Simplification Engine
-
批准号:0811852
-
项目类别:Standard Grant
-
资助金额:$0.0万
-
财政年份:2008
-
负责人:Sanjay Rajopadhye
-
依托单位:
Research Initiation: Mechanical Synthesis of Systolic Arrays
-
批准号:8802454
-
项目类别:Standard Grant
-
资助金额:$8.2万
-
财政年份:1988
-
负责人:Sanjay Rajopadhye
-
依托单位:
国内基金
海外基金
登录
查看更多内容
粒子level set方法的改进与空间自适应波浪模型并行化研究
-
批准号:52171245
-
项目类别:面上项目
-
资助金额:58万元
-
批准年份:2021
-
负责人:黄筱云
-
依托单位:
基于Level Set方法的三维爆炸与冲击仿真软件开发及其应用
-
批准号:11502121
-
项目类别:青年科学基金项目
-
资助金额:25.0万元
-
批准年份:2015
-
负责人:张莉
-
依托单位:
层级稀疏化的Mid-Level特征空间下高分辨率遥感影像检索方法研究
-
批准号:41401376
-
项目类别:青年科学基金项目
-
资助金额:25.0万元
-
批准年份:2014
-
负责人:陈建胜
-
依托单位:
基于新LEVEL SET方法的双标量小火焰模型的研究
-
批准号:51306013
-
项目类别:青年科学基金项目
-
资助金额:25.0万元
-
批准年份:2013
-
负责人:刘英杰
-
依托单位:
CPU/GPGPU紧耦合异构多核系统共享Last Level Cache优化研究
-
批准号:61379035
-
项目类别:面上项目
-
资助金额:75.0万元
-
批准年份:2013
-
负责人:楼学庆
-
依托单位:
Level Set方法及其在爆炸与冲击问题数值模拟中的应用研究
-
批准号:10872085
-
项目类别:面上项目
-
资助金额:48.0万元
-
批准年份:2008
-
负责人:吴开腾
-
依托单位:
几何造型中交互式Level Set方法研究
-
批准号:60373036
-
项目类别:面上项目
-
资助金额:23.0万元
-
批准年份:2003
-
负责人:冯结青
-
依托单位:
逆向工程中基于小波特征的曲面配准与Level-set建模方法研究
-
批准号:50305027
-
项目类别:青年科学基金项目
-
资助金额:18.0万元
-
批准年份:2003
-
负责人:刘志刚
-
依托单位:
用Level Set方法研究气液两相流界面迁移的微观特性
-
批准号:50106011
-
项目类别:青年科学基金项目
-
资助金额:20.0万元
-
批准年份:2001
-
负责人:李会雄
-
依托单位: