EAGER: Combining Data and Instruction Level Parallelism through Demand Driven Execution of Imperative Programs

职务名称：EAGER：通过命令式程序的需求驱动执行将数据级和指令级并行性结合起来本项目提出了一种新的执行范式，即命令式程序的需求驱动执行（DDE）。它研究的可行性的范例，建立理论性能界限，并确定其关键的可扩展性方面。该提案的主要智力价值是DDE方法及其在消除由于数据流和控制流而导致的并行性障碍方面的应用。该项目更广泛的意义和重要性源于其对未来处理器设计的影响，以及编译器和微架构的协同使用。使用DDE方法构建的处理器可以更好地利用计算资源，并且节能。DDE方法背后的基本思想是编译类似C的程序，以便通过编译器和微架构之间的协作可以使用编译级和数据级并行。这种合作的基础是一种可执行的中间程序表示，称为“未来门控单一分配”（FGSA）形式，源程序被编译成这种形式。FGSA表示不仅可以被优化编译器使用，而且可以被用作可以由微体系结构直接执行的硬件指令。

Title: EAGER: Combining Data and Instruction Level Parallelism through Demand Driven Execution of Imperative ProgramsThis project advances a new execution paradigm, namely, demand-driven execution (DDE) of imperative programs. It studies the feasibility of the paradigm by establishing theoretical performance bounds, and identifying its key scalability aspects. The primary intellectual merit of the proposal is the DDE methodology and its use in removing impediments to parallelism due to data flow and control flow. The project's broader significance and importance stems from its impact on the design of future processors, and its synergistic use of compilers and microarchitectures. Processors built using the DDE approach can better utilize computing resources and are energy efficient.The basic idea behind the DDE methodology is to compile C-like programs such that both instruction-level and data-level parallelism can be used through a collaboration between compilers and microarchitectures. The basis for this collaboration is an executable, intermediate program representation known as "Future Gated Single Assignment" (FGSA) form into which a source program is compiled. The FGSA representation not only can be used by an optimizing compiler but also can be used as hardware instructions which can be directly executed by the microarchitecture.