Noise-Shaping DACs for Delta-Sigma Data Converters
Noise-Shaping DACs for Delta-Sigma Data Converters
批准号:
9711331
负责人:
Ian Galton
金额:
$22.25万
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
1997
资助国家:
美国
项目状态:
已结题
起止时间:
1997-07-01 至 2001-06-30
中文摘要
现代CMOS电路技术前所未有的速度、集成密度和经济性推动了计算机行业的快速发展,并有望同样推动个人通信行业的发展。然而,电路技术倾向于针对数字电路进行高度优化,其中精确的模拟性能并不重要。由于通信系统必须发送和接收模拟波形,因此在此类应用中最有效地使用CMOS电路技术需要片上模数(A/D)和数模(D/A)转换器,而这些往往是整个系统价格和性能的限制因素。对于电话调制解调器等低速应用,Delta-sigma数据转换器已成为实现片上A/D和D/A转换器的首选方法,因为它们特别适合于高精度的CMOS实现。这项研究的目的是消除现有的Delta-sigma数据转换器所面临的主要限制,以促进它们在诸如个人无线通信系统等更高速的应用中的使用。具体地说,这项研究涉及用于Delta-sigma数据转换器的实用多比特噪声整形DAC的开发。这些DAC通过数字信号处理创新避免了传统DAC的严格组件匹配要求,该创新导致组件失配产生的噪声位于信号频带之外。这种DAC有可能通过消除对一位量化的需要而显著提高Delta-Sigma数据转换器目前的性能极限。该研究的主要目标是开发实用的高阶噪声整形DAC,以扩展目前Delta-sigma数据转换器的性能限制,并从理论和实验上量化其性能。
英文摘要
The unprecedented speed, integration density, and economy of modern CMOS circuit technology have fueled the rapid evolution of the computer industry, and hold the promise of similarly fueling the personal communications industry. However, the circuit technology tends to be highly optimized for digital circuits wherein precise analog performance is not critical. Since communication systems must transmit and receive analog waveforms, the most effective use of CMOS circuit technology for such applications requires on-chip analog-to-digital (A/D) and digital-to-analog (D/A) converters, and these are often the limiting factors in overall system price and performance. For low speed applications such as telephone modems, delta-sigma data converters have emerged as the method of choice for implementing the on-chip A/D and D/A converters because they are particularly amenable to high-precision CMOS implementation. The purpose of this research is to eliminate a major limitation suffered by existing delta-sigma data converters to facilitate their use in higher-speed applications such as personal wireless communication systems. Specifically, the research involves the development of practical multi-bit noise- shaping DACs to be used in delta-sigma data converters. These DACs avoid the severe component matching requirements of their conventional counterparts through a digital signal processing innovation that causes the noise arising from component mismatches to lie outside the signal band. Such DACs have the potential to significantly increase the present performance limits of delta-sigma data converters by eliminating the need for one-bit quantization. The primary goals of the research are to develop practical high-order noise-shaping DACs that extend the present performance limits of delta-sigma data converters, and to theoretically and experimentally quantify their performance.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
CIF: Small: Enabling Dynamic Error Cancellation in High-Resolution RF DACs
-
批准号:1909678
-
项目类别:Standard Grant
-
资助金额:$50.0万
-
财政年份:2019
-
负责人:Ian Galton
-
依托单位:
CIF: Small: Circumventing Present-Day Frequency Synthesis Limitations in Digital PLLs
-
批准号:1617545
-
项目类别:Standard Grant
-
资助金额:$45.0万
-
财政年份:2016
-
负责人:Ian Galton
-
依托单位:
CIF: Small: Digital Mitigation of Spurious Tones in Fractional-N PLLs
-
批准号:0914748
-
项目类别:Standard Grant
-
资助金额:$35.24万
-
财政年份:2009
-
负责人:Ian Galton
-
依托单位:
Signal Processing Enhanced DACs for Wideband Communication Systems
-
批准号:0515286
-
项目类别:Continuing Grant
-
资助金额:$23.57万
-
财政年份:2005
-
负责人:Ian Galton
-
依托单位:
Digital Cancellation of Analog Mismatch Noise in Pipelined ADCs
-
批准号:0073552
-
项目类别:Continuing Grant
-
资助金额:$27.24万
-
财政年份:2000
-
负责人:Ian Galton
-
依托单位:
RIA: Frequency to Digital Conversion
-
批准号:9796139
-
项目类别:Standard Grant
-
资助金额:$2.0万
-
财政年份:1996
-
负责人:Ian Galton
-
依托单位:
RIA: Frequency to Digital Conversion
-
批准号:9309656
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:1993
-
负责人:Ian Galton
-
依托单位:
I/UCRC Video-Rate A/D Conversion Using Parallel Delta-Sigma Modulators
-
批准号:9320381
-
项目类别:Continuing Grant
-
资助金额:$5.0万
-
财政年份:1993
-
负责人:Ian Galton
-
依托单位:
海外基金