Dynamic Superpipelining: Shaping Microarchitecture for Variable Frequency
Dynamic Superpipelining: Shaping Microarchitecture for Variable Frequency
批准号:
0207785
负责人:
Eric Rotenberg
金额:
$22.92万
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2002
资助国家:
美国
项目状态:
已结题
起止时间:
2002-07-01 至 2006-06-30
中文摘要
微处理器性能的增强在功率方面往往是低效的,特别是当新的性能来源变得稀缺时。然而,性能仍然是微处理器市场的关键竞争因素,低效率在某种程度上是不可避免的。支持多频率的微处理器具有战略意义,因为它们可以管理低效率。系统的性能需求随时间而变化。具有可变频率的微处理器可以通过调整频率来适应不断变化的性能要求来平衡性能、功率和能量。该项目预测,对变频的需求将对未来微处理器的设计方式产生深远的影响。当前硬件对变频的支持主要是面向电路和技术的:动态电压缩放分别通过提高或降低电源电压来适应更高或更低的频率。在未来,对变频的支持也应该是微架构设计中不可或缺的一部分。为了展示这一整体愿景,本项目提出了一种新的微架构,称为动态超流水线(DSP)。DSP通过动态加倍管道级的数量从低频率切换到高频率。DSP结合了两种截然不同的管道设计风格(浅管道和深管道)的优势,针对不同的频率目标进行了优化。灵活的管道在更宽的频率范围内提供更好的性能,最终提高微处理器的能效。为了评估DSP,它将被用作PI最近提出的推测频率降低技术的变频基板。
英文摘要
Microprocessor performance enhancements tend to be inefficient in terms of power, especially as new sources of performance become scarce. Yet, performance remains a key competitive factor in the microprocessor market and inefficiency is somewhat inevitable. Microprocessors that support multiple frequencies are strategic because they can manage inefficiency. Performance requirements of systems change over time. Microprocessors with variable frequency can be used to balance performance, power, and energy by adapting frequency to changing performance requirements. This project predicts that the need for variable frequency will have a profound impact on the way microprocessors are designed in the future. Current hardware support for variable frequency is predominantly circuit and technology oriented: dynamic voltage scaling accommodates higher or lower frequency by raising or lowering supply voltage, respectively. In the future, support for variable frequency should also be an integral part of microarchitecture design. To demonstrate this overall vision, this project puts forth a novel microarchitecture called dynamic superpipelining (DSP). DSP switches from low to high frequencies by dynamically doubling the number of pipeline stages. DSP combines the advantages of two very different pipeline design styles (shallow and deep pipelines) that are optimized for different frequency targets. A flexible pipeline delivers better performance across a wider range of frequencies, ultimately improving the energy efficiency of the microprocessor. To evaluate DSP, it will be used as a variable-frequency substrate for a speculative frequency reduction technique recently proposed by the PI.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
FoMR: Post-Silicon Microarchitecture
-
批准号:1823517
-
项目类别:Standard Grant
-
资助金额:$22.5万
-
财政年份:2018
-
负责人:Eric Rotenberg
-
依托单位:
SHF: Small: Design for Competitive Automated Layout (DCAL) of Mobile Application Processors
-
批准号:1218608
-
项目类别:Standard Grant
-
资助金额:$35.0万
-
财政年份:2012
-
负责人:Eric Rotenberg
-
依托单位:
SHF: Small: AnyCore: A Universal Superscalar Core
-
批准号:1018517
-
项目类别:Standard Grant
-
资助金额:$45.0万
-
财政年份:2010
-
负责人:Eric Rotenberg
-
依托单位:
SHF:Small: EXACT: Explicit Dynamic-Branch Prediction with Active Updates
-
批准号:0916481
-
项目类别:Standard Grant
-
资助金额:$20.63万
-
财政年份:2009
-
负责人:Eric Rotenberg
-
依托单位:
CPA-CSA: FabScalar: A Standard Superscalar Library for Fabricating Heterogeneous Chip Multiprocessors
-
批准号:0811707
-
项目类别:Standard Grant
-
资助金额:$30.0万
-
财政年份:2008
-
负责人:Eric Rotenberg
-
依托单位:
The Phase Based Behavior of Objects
-
批准号:0702632
-
项目类别:Standard Grant
-
资助金额:$30.0万
-
财政年份:2007
-
负责人:Eric Rotenberg
-
依托单位:
Control-Flow Processors
-
批准号:0429843
-
项目类别:Continuing Grant
-
资助金额:$17.5万
-
财政年份:2004
-
负责人:Eric Rotenberg
-
依托单位:
Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems
-
批准号:0310860
-
项目类别:Continuing Grant
-
资助金额:$27.5万
-
财政年份:2003
-
负责人:Eric Rotenberg
-
依托单位:
CAREER: Cooperative Redundant Threads
-
批准号:0092832
-
项目类别:Continuing Grant
-
资助金额:$30.0万
-
财政年份:2001
-
负责人:Eric Rotenberg
-
依托单位: