I-Corps: Sygnal: Compact, Low Power, High Performance Digital Circuits using Threshold Logic
I-Corps: Sygnal: Compact, Low Power, High Performance Digital Circuits using Threshold Logic
批准号:
1565921
负责人:
Sarma Vrudhula
金额:
$5.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2015
资助国家:
美国
项目状态:
已结题
起止时间:
2015-11-01 至 2016-12-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
Digital circuits made up of transistors are the components inside computer chips that operate nearly all the computing devices (e.g. servers, desktops, laptops, tablets, smartphones, and wearables) in use today. Although we can pack more than a billion transistors in one square centimeter, it is becoming increasingly difficult to make full use of them because they consume too much energy. Today, methods to lower the energy consumption always come with a price?reduced speed, which in turn makes them less capable to perform more challenging tasks (e.g. face recognition by smartphone). This team has developed a new way to design digital circuits that consume much less energy (ranging from 20% to 40%) without sacrificing performance and can be made smaller. Thus the proposed technology will reduce energy consumption of digital systems, extend the battery life and/or improve the capabilities of laptops, tablets, smartphones and other battery powered systems. Another significant advantage of the proposed circuits is that they can be designed with the same commercial tools and the same semiconductor fabrication processes that are used by companies today, enabling easy and rapid adoption by industry. High performance, low-‐power digital circuits are required for a large class of products including smartphones and wearables. Current semiconductor solutions rely on clock and power management to reduce energy consumption, but reduction in energy per operation has relied on technology scaling with diminishing returns. This I-Corps team has developed a digital circuit implementation technology, that reduces joules/operation and area without compromising speed, and is based on three fundamental advances in CMOS logic design, all patent protected. (1) Robust, low power threshold logic circuit design, (TLG), that combines the functionality of a large set of complex functions, and a flip-‐flop into a single cell. (2) A standard cell library of TLGs, which is perfectly compatible with conventional cell libraries used by commercial synthesis, optimization and physical design tools. (3) Software that optimizes a given logic network using cells and conventional logic cells, resulting in a hybrid design. All three - the circuit architecture, cell library and design software - were designed to ensure 100% compatibility with existing commercial design flows, allowing fully automated synthesis, optimization and layout using commercial tools.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
IUCRC Phase I Arizona State University: Center for Intelligent, Distributed, Embedded, Applications and Systems (IDEAS)
-
批准号:2231620
-
项目类别:Continuing Grant
-
资助金额:$102.98万
-
财政年份:2023
-
负责人:Sarma Vrudhula
-
依托单位:
SHF: Small: Content-Aware Mapping of Streaming AI Workloads on Heterogeneous Edge Devices
-
批准号:2008244
-
项目类别:Standard Grant
-
资助金额:$49.83万
-
财政年份:2020
-
负责人:Sarma Vrudhula
-
依托单位:
Planning IUCRC Arizona State University: Center for Networked Embedded, Smart and Trusted Things NESTT
-
批准号:1822169
-
项目类别:Standard Grant
-
资助金额:$1.5万
-
财政年份:2018
-
负责人:Sarma Vrudhula
-
依托单位:
PFI:AIR - TT: Improving Robustness of Nanoscale Threshold Logic based Digitial Circuits and the Performance of Design Algorithms
-
批准号:1701241
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2017
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Scalable and Power-Efficient Compressive Sensing CMOS Image Sensors and Reconstruction Circuits
-
批准号:1535669
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2015
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Testability and timing analysis in nanoscale designs in the presence of process variations
-
批准号:1432348
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC: Consortium for Embedded Systems - Phase II
-
批准号:1361926
-
项目类别:Continuing Grant
-
资助金额:$35.27万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC: Collaborative Research: Synthesis and Design of Robust Threshold Logic Circuits
-
批准号:1230401
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2012
-
负责人:Sarma Vrudhula
-
依托单位:
PFI-BIC: Novel Circuit Architectures and Design Methodologies for Low Power Digital Systems
-
批准号:1237856
-
项目类别:Standard Grant
-
资助金额:$60.0万
-
财政年份:2012
-
负责人:Sarma Vrudhula
-
依托单位:
NeTS:Medium:Collaborative Research: Exploiting Battery-Supply Nonlinearities in Optimal Resource Management and Protocol Design for Wireless Sensor Networks
-
批准号:0905035
-
项目类别:Standard Grant
-
资助金额:$21.5万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0856090
-
项目类别:Continuing Grant
-
资助金额:$30.0万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Synthesis, Verification and Testing for Nano-CMOS and Beyond using Threshold Logic
-
批准号:0702831
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0700910
-
项目类别:Standard Grant
-
资助金额:$1.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
A Development System for Rapid Prototyping of Dynamically Reconfigurable Mixed-Signal Low-Power Systems
-
批准号:9815615
-
项目类别:Standard Grant
-
资助金额:$25.0万
-
财政年份:1998
-
负责人:Sarma Vrudhula
-
依托单位:
Center for Low Power Electronics
-
批准号:9523338
-
项目类别:Cooperative Agreement
-
资助金额:$158.13万
-
财政年份:1996
-
负责人:Sarma Vrudhula
-
依托单位:
An Undergraduate Digital Systems Laboratory With Emphasis OnVLSI
-
批准号:9351291
-
项目类别:Standard Grant
-
资助金额:$4.47万
-
财政年份:1993
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9296277
-
项目类别:Standard Grant
-
资助金额:$2.48万
-
财政年份:1992
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9111206
-
项目类别:Standard Grant
-
资助金额:$3.52万
-
财政年份:1991
-
负责人:Sarma Vrudhula
-
依托单位: