Planning IUCRC Arizona State University: Center for Networked Embedded, Smart and Trusted Things NESTT
Planning IUCRC Arizona State University: Center for Networked Embedded, Smart and Trusted Things NESTT
批准号:
1822169
负责人:
Sarma Vrudhula
金额:
$1.5万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2018
资助国家:
美国
项目状态:
已结题
起止时间:
2018-08-01 至 2019-12-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
Arizona State University will collaborate with The University of Arizona, University of Southern California, Southern Illinois University Carbondale and the University of Connecticut to plan for the formation of a new Industry University Cooperative Research Center (IUCRC), called Center for Networked Embedded, Smart and Trusted Things (NESTT). Companies from a wide spectrum of industries will be recruited and will work jointly with faculty to create a portfolio of industry-ranked, multi-disciplinary research projects to develop innovative solutions to fundamental technological and societal challenges posed by Internet of Things (IoT). The outcome will be a proposal to establish NESTT as an IUCRC. ASU will work with its partners to organize workshops involving industry leaders and academic researchers to draft the research agenda for NESTT, aimed at accelerating IoT technology development and transfer to industry, and make opportunities from the IoT equitable, safe and secure for all. ASU expertise will include edge and Fog computing; safe and secure cyber-physical systems; machine learning, data analytics; trustworthy, networked embedded systems; robotics and industrial IoT; smart cities and transportation systems; sensors and wearable electronics; IoT governance, technology-related law and ethics, and business models. NESTT at ASU will further the participation of underrepresented students in STEM disciplines. The IoT will become the foundational technology for every major industry. NESTT?s technological innovations and holistic multi-disciplinary design will lower the barriers to the adoption IoT technologies which will accelerate the delivery of significant economic, societal and environmental returns. The enormous wealth of data generated from such IoT systems will also lead to new discoveries and inventions in many scientific disciplines as scientific communities further embrace data-driven research. The planning for NESTT will include working with industry partners to develop innovative ways for recruiting (in industry and academia) underrepresented students in STEM disciplines. The agenda and documentation of activities for the NESTT IUCRC planning meetings will be made available on ASU's website for the Center for Embedded Systems (https://embedded.asu.edu ). It will be maintained until the establishment of NESTT, and then merged with the NESTT site.This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
IUCRC Phase I Arizona State University: Center for Intelligent, Distributed, Embedded, Applications and Systems (IDEAS)
-
批准号:2231620
-
项目类别:Continuing Grant
-
资助金额:$102.98万
-
财政年份:2023
-
负责人:Sarma Vrudhula
-
依托单位:
SHF: Small: Content-Aware Mapping of Streaming AI Workloads on Heterogeneous Edge Devices
-
批准号:2008244
-
项目类别:Standard Grant
-
资助金额:$49.83万
-
财政年份:2020
-
负责人:Sarma Vrudhula
-
依托单位:
PFI:AIR - TT: Improving Robustness of Nanoscale Threshold Logic based Digitial Circuits and the Performance of Design Algorithms
-
批准号:1701241
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2017
-
负责人:Sarma Vrudhula
-
依托单位:
I-Corps: Sygnal: Compact, Low Power, High Performance Digital Circuits using Threshold Logic
-
批准号:1565921
-
项目类别:Standard Grant
-
资助金额:$5.0万
-
财政年份:2015
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Scalable and Power-Efficient Compressive Sensing CMOS Image Sensors and Reconstruction Circuits
-
批准号:1535669
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2015
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Testability and timing analysis in nanoscale designs in the presence of process variations
-
批准号:1432348
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC: Consortium for Embedded Systems - Phase II
-
批准号:1361926
-
项目类别:Continuing Grant
-
资助金额:$35.27万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC: Collaborative Research: Synthesis and Design of Robust Threshold Logic Circuits
-
批准号:1230401
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2012
-
负责人:Sarma Vrudhula
-
依托单位:
PFI-BIC: Novel Circuit Architectures and Design Methodologies for Low Power Digital Systems
-
批准号:1237856
-
项目类别:Standard Grant
-
资助金额:$60.0万
-
财政年份:2012
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0856090
-
项目类别:Continuing Grant
-
资助金额:$30.0万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
NeTS:Medium:Collaborative Research: Exploiting Battery-Supply Nonlinearities in Optimal Resource Management and Protocol Design for Wireless Sensor Networks
-
批准号:0905035
-
项目类别:Standard Grant
-
资助金额:$21.5万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Synthesis, Verification and Testing for Nano-CMOS and Beyond using Threshold Logic
-
批准号:0702831
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0700910
-
项目类别:Standard Grant
-
资助金额:$1.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
A Development System for Rapid Prototyping of Dynamically Reconfigurable Mixed-Signal Low-Power Systems
-
批准号:9815615
-
项目类别:Standard Grant
-
资助金额:$25.0万
-
财政年份:1998
-
负责人:Sarma Vrudhula
-
依托单位:
Center for Low Power Electronics
-
批准号:9523338
-
项目类别:Cooperative Agreement
-
资助金额:$158.13万
-
财政年份:1996
-
负责人:Sarma Vrudhula
-
依托单位:
An Undergraduate Digital Systems Laboratory With Emphasis OnVLSI
-
批准号:9351291
-
项目类别:Standard Grant
-
资助金额:$4.47万
-
财政年份:1993
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9296277
-
项目类别:Standard Grant
-
资助金额:$2.48万
-
财政年份:1992
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9111206
-
项目类别:Standard Grant
-
资助金额:$3.52万
-
财政年份:1991
-
负责人:Sarma Vrudhula
-
依托单位:
海外基金