I/UCRC: Collaborative Research: Synthesis and Design of Robust Threshold Logic Circuits
I/UCRC: Collaborative Research: Synthesis and Design of Robust Threshold Logic Circuits
批准号:
1230401
负责人:
Sarma Vrudhula
金额:
$10.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2012
资助国家:
美国
项目状态:
已结题
起止时间:
2012-08-01 至 2015-07-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
The proposed research targets the investigation of techniques that enable using Threshold Logic (TL) circuits to implement Systems on a Chip (SoC) devices for embedded systems. The project proposes to take a unified approach to simultaneously address TL circuit synthesis and TL gate design. The work also plans to investigate TL based on nanodevices and the extension of TL to mixed signal circuits such as Analog to Digital Converters (ADCs). This work also represents the first collaborative project between these two sites of the center.The outcomes of the proposed work have the potential to help the semiconductor industry produce more reliable and affordable microprocessors and SoC implementations. The work is supported by the Industry Advisory Board as well as individual industry members of the center and has the potential to extend the centers portfolio through collaboration of two of its sites. The PIs research will impact diverse undergraduate and graduate students as well as be used as a tool to recruit students to the field.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
IUCRC Phase I Arizona State University: Center for Intelligent, Distributed, Embedded, Applications and Systems (IDEAS)
-
批准号:2231620
-
项目类别:Continuing Grant
-
资助金额:$102.98万
-
财政年份:2023
-
负责人:Sarma Vrudhula
-
依托单位:
SHF: Small: Content-Aware Mapping of Streaming AI Workloads on Heterogeneous Edge Devices
-
批准号:2008244
-
项目类别:Standard Grant
-
资助金额:$49.83万
-
财政年份:2020
-
负责人:Sarma Vrudhula
-
依托单位:
Planning IUCRC Arizona State University: Center for Networked Embedded, Smart and Trusted Things NESTT
-
批准号:1822169
-
项目类别:Standard Grant
-
资助金额:$1.5万
-
财政年份:2018
-
负责人:Sarma Vrudhula
-
依托单位:
PFI:AIR - TT: Improving Robustness of Nanoscale Threshold Logic based Digitial Circuits and the Performance of Design Algorithms
-
批准号:1701241
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2017
-
负责人:Sarma Vrudhula
-
依托单位:
I-Corps: Sygnal: Compact, Low Power, High Performance Digital Circuits using Threshold Logic
-
批准号:1565921
-
项目类别:Standard Grant
-
资助金额:$5.0万
-
财政年份:2015
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Scalable and Power-Efficient Compressive Sensing CMOS Image Sensors and Reconstruction Circuits
-
批准号:1535669
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2015
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC FRP: Collaborative Research: Testability and timing analysis in nanoscale designs in the presence of process variations
-
批准号:1432348
-
项目类别:Standard Grant
-
资助金额:$10.0万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
I/UCRC: Consortium for Embedded Systems - Phase II
-
批准号:1361926
-
项目类别:Continuing Grant
-
资助金额:$35.27万
-
财政年份:2014
-
负责人:Sarma Vrudhula
-
依托单位:
PFI-BIC: Novel Circuit Architectures and Design Methodologies for Low Power Digital Systems
-
批准号:1237856
-
项目类别:Standard Grant
-
资助金额:$60.0万
-
财政年份:2012
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0856090
-
项目类别:Continuing Grant
-
资助金额:$30.0万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
NeTS:Medium:Collaborative Research: Exploiting Battery-Supply Nonlinearities in Optimal Resource Management and Protocol Design for Wireless Sensor Networks
-
批准号:0905035
-
项目类别:Standard Grant
-
资助金额:$21.5万
-
财政年份:2009
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Synthesis, Verification and Testing for Nano-CMOS and Beyond using Threshold Logic
-
批准号:0702831
-
项目类别:Standard Grant
-
资助金额:$20.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
Collaborative Research: Consortium for Embedded Systems
-
批准号:0700910
-
项目类别:Standard Grant
-
资助金额:$1.0万
-
财政年份:2007
-
负责人:Sarma Vrudhula
-
依托单位:
A Development System for Rapid Prototyping of Dynamically Reconfigurable Mixed-Signal Low-Power Systems
-
批准号:9815615
-
项目类别:Standard Grant
-
资助金额:$25.0万
-
财政年份:1998
-
负责人:Sarma Vrudhula
-
依托单位:
Center for Low Power Electronics
-
批准号:9523338
-
项目类别:Cooperative Agreement
-
资助金额:$158.13万
-
财政年份:1996
-
负责人:Sarma Vrudhula
-
依托单位:
An Undergraduate Digital Systems Laboratory With Emphasis OnVLSI
-
批准号:9351291
-
项目类别:Standard Grant
-
资助金额:$4.47万
-
财政年份:1993
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9296277
-
项目类别:Standard Grant
-
资助金额:$2.48万
-
财政年份:1992
-
负责人:Sarma Vrudhula
-
依托单位:
RIA: Stochastic Models in Partitioning for Testability of Digital Circuits
-
批准号:9111206
-
项目类别:Standard Grant
-
资助金额:$3.52万
-
财政年份:1991
-
负责人:Sarma Vrudhula
-
依托单位:
海外基金