SHF: EAGER: Toward Energy-Efficient Heterogeneous Computing Integrating Polymorphic Magnetic and CMOS Devices
SHF: EAGER: Toward Energy-Efficient Heterogeneous Computing Integrating Polymorphic Magnetic and CMOS Devices
批准号:
1930620
负责人:
Shaloo Rakheja
金额:
$29.94万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2019
资助国家:
美国
项目状态:
已结题
起止时间:
2019-07-01 至 2020-03-31
中文摘要
将非传统材料和器件与硅互补金属氧化物半导体(CMOS)技术相结合,可以实现一种新型的计算平台,在面积、能源效率和弹性方面具有潜在的优势。在这方面,在磁性设备中存储和操作信息是有希望的。这是因为,与CMOS器件不同,磁性器件中的信息可以在没有任何能量耗散的情况下存储,而仅在读取或写入信息时需要能量。磁性器件的这种低功耗运行对于具有低运行功率要求的物联网和智能传感等应用非常有利。这项研究将把这种磁性器件的物理特性与它们在电路中的应用联系起来,在电路中,磁性器件与硅器件共存并互补,以增强功能和用户体验。这项研究的结果将被纳入纽约大学(NYU)每年举办的动手电路设计研讨会。具体来说,学生将通过桌面实验和交互式在线学习工具学习磁铁的物理特性。该项目还将开发有关磁记忆的内容,这些内容将在纽约大学每年开设的纳米电子设备和电路课程中介绍。该项目还将通过普渡大学(Purdue University)的科学与工程门户(nanoHUB)公开发布本研究中生成的设备模型和仿真数据,以造福相关领域的研究人员和教育工作者。虽然存在其他可能性,但该特定项目将侧重于两个特定的磁性器件,即电压控制拓扑自旋开关(vTOPSS)和磁电自旋轨道(MESO)器件。与磁性设备相比,这些磁性设备为二进制操作提供了10到100倍的能量效率。这些器件的另一个独特之处在于,它们的逻辑功能可以在制造后进行配置,从而在电路和系统层面转化为弹性、面积和功率优势。基于物理的vTOPSS和MESO器件的延迟、能量耗散、热稳定性和错误率模型将根据大规模蒙特卡罗模拟进行开发和校准。潜在的互连,包括金属和半导体纳米线,对器件性能的影响将被量化。器件级模型将用于开发以vTOPSS和MESO作为开关元件的布尔逻辑门的标准单元库。该单元库将实现磁性cmos计算平台性能指标的规模化量化。本研究中采用的物理到电路的方法将推动电路设计中的创新概念,从而最大限度地提高所提出技术的竞争力。该奖项反映了美国国家科学基金会的法定使命,并通过使用基金会的知识价值和更广泛的影响审查标准进行评估,被认为值得支持。
英文摘要
The integration of non-conventional materials and devices with silicon Complementary Metal Oxide Semiconductor (CMOS) technology can enable a new type of computing platform with potential benefits related to area, energy efficiency, and resiliency. In this regard, storing and manipulating information in magnetic devices is promising. This is because, unlike CMOS devices, information in magnetic devices can be stored without any energy dissipation, while energy is needed only to read or write information. This low-power operation of magnetic devices is highly advantageous for applications such as Internet of Things and intelligent sensing that have low operating power requirements. This research will connect the physics of such magnetic devices with their use in circuits in which magnetic devices co-exist with and complement silicon devices for enhanced functionality and user experience. Results from this research will be incorporated into a hands-on circuit design workshop organized annually at New York University (NYU). Specifically, students will learn about the physics of magnets in table top experiments and interactive online learning tools. The project will also develop content on magnetic memory that will be introduced in a course on nanoelectronics devices and circuits taught annually at NYU. The project will also publicly release the device models and simulation data generated in this research via the science and engineering gateway hosted at Purdue University, known as the nanoHUB, to benefit researchers and educators working in related fields.While other possibilities exist, this particular project will focus on two specific magnetic devices, namely the voltage-controlled topological-spin switch (vTOPSS) and the magneto-electric spin-orbit (MESO) device. These magnetic devices offer 10 to 100 times superior energy efficiency for binary operations compared to their magnetic counterparts. Another unique feature of these devices is that their logic functionality can be configured post-fabrication, which translates into resilience and area- and power benefits at the circuit and system level. Physics-based models of the latency, energy dissipation, thermal stability, and error-rate of vTOPSS and MESO device will be developed and calibrated against large-scale Monte-Carlo simulations. Impact of potential interconnects, including metallic and semiconducting nanowires, on device performance will be quantified. Device-level models will be used to develop a standard cell library of Boolean logic gates with vTOPSS and MESO as the switching elements. The cell library will enable the quantification of performance metrics of magnetic-CMOS computing platform at scale. The physics-to-circuits approach adopted in this research will drive innovative concepts in circuit design that can maximize the competitiveness of the proposed technology.This award reflects NSF's statutory mission and has been deemed worthy of support through evaluation using the Foundation's intellectual merit and broader impacts review criteria.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
CAREER: A multi-scale and hierarchical computational framework to model III-nitride devices operating in the near-terahertz regime
-
批准号:2237663
-
项目类别:Continuing Grant
-
资助金额:$55.0万
-
财政年份:2023
-
负责人:Shaloo Rakheja
-
依托单位:
IUCRC Phase I: University of Illinois at Urbana-Champaign (UIUC): Center for Advanced Semiconductor Chips with Accelerated Performance (ASAP)
-
批准号:2231625
-
项目类别:Continuing Grant
-
资助金额:$75.0万
-
财政年份:2023
-
负责人:Shaloo Rakheja
-
依托单位:
2022 Device Research Conference
-
批准号:2227544
-
项目类别:Standard Grant
-
资助金额:$1.0万
-
财政年份:2022
-
负责人:Shaloo Rakheja
-
依托单位:
79th Device Research Conference. To Be Held Virtually June 20-23, 2021.
-
批准号:2133323
-
项目类别:Standard Grant
-
资助金额:$1.0万
-
财政年份:2021
-
负责人:Shaloo Rakheja
-
依托单位:
IUCRC Planning Grant University of Illinois: Center for Aggressive Scaling by Advanced Processes for Electronics and Photonics (ASAP)
-
批准号:2052749
-
项目类别:Standard Grant
-
资助金额:$2.0万
-
财政年份:2021
-
负责人:Shaloo Rakheja
-
依托单位:
SHF: EAGER: Toward Energy-Efficient Heterogeneous Computing Integrating Polymorphic Magnetic and CMOS Devices
-
批准号:2021230
-
项目类别:Standard Grant
-
资助金额:$29.94万
-
财政年份:2019
-
负责人:Shaloo Rakheja
-
依托单位:
CRII: SHF: WINGS -- Wireless Interconnects for Next-Generation Systems
-
批准号:1565656
-
项目类别:Standard Grant
-
资助金额:$17.5万
-
财政年份:2016
-
负责人:Shaloo Rakheja
-
依托单位:
海外基金