Research on Design of VLSI Oriented Hardware Algorithms Using Redundant Representation

点击翻译按钮获取中文摘要

In a design and development of complex VLSI, it is very important to design its hardware algorithm first so that we can realize high performance circuit. From this point of view, we have performed researches on design of VLSI oriented hardware algorithms using redundant representation. The main results are listed below:1. Desing of Hardware Algorithms Using Redundant RepresentationWe proposed high speed hardware algorithms for elementary functions using a redundant binary representation. The redundant binary representation makes it possible to realize adder and subtracter of constant depth. By using these adder and subtracter, we have designed high speed circuits for various elementary functions.2. Design of VLSI Oriented Hardware Algorithms by Means of Sophisticated Data Expressions and Data StructuresWe have proposed an <OMICRON> (log n) depth n-bit binary division algorithm using residue number representation and designed a divider based on it. Furthermore, we proposed a high speed hardware algorithm for unification based on a new data structure named term graph.3. Redundant Coding for High Speed Hardware AlgorithmsWe have proposed redundant coding methods which makes it possible to realize constant time hardware algorithms for operations on residue class and finite Abelian group.4. Hardware Design Language Suitable for Step by Step RefinementWe have proposed a hardware design language which can describe hierarchical logic design of hardware with its hardware algorithms.