A Study on fully inverted SIMOX MOSFETs

Electrical characteristics of SOI MOSFET s was investigated by the device sirnulator CADDETH and it is found that threshold voltage is reduced to aroud1(V)and short channel effect was suppressed by Fully Inverted(F1)SOI MOSFET s，which were proposed by the authors.The FI(Fully Inverted)SOI MOSFET is a novel type of SOI MOSFET s where the whole region of the top silicon layer is inverted completely.In FI SOI MOSFET s，the depleted region is eliminated by thinning the top silicon layer，and the gate electric field induces charge in the channel more effectively than in the fully depleted(FD)SOI MOSFET&lt；s.In consequence，FI SOI MOSFET s are expected to have advantages that the threshold voltage(V Ii D2)can be lowered maintaining dopant density high and also the short channel effect can be suppressed substially.In FI SOI MOSFET s，the depleted region is eliminated by thinning the top silicon layer，and the gate electric field induces charge in the channel more effectively than in the fully depleted(FD)SOI MOSFET s.In consequence，it is found that in FI SOI MOSFET s，the threshold voltage(V i D2th文件D2)can be lowered keepnig dopant density high and also the roll-off of V锡D2th文件D2 can be suppressed substantially.The behavior of V I D 2 th d 2 in SOI MOSFET s is shown in the figure.When the thickness of top Si layer(T I D 2 Si I D 2)is less than 10(Nm)，and MOSFET is in FI mode，the dependence of V I D 2 th文件D 2 on t I D 2 Si文件D 2 is suppressed remarkably.FI SOI MOSFET s can realize high packing density，short signal propagation delay，together with a low voltage power supply ss than 1 V，and are one of the most feasible devices for low power VLSI.

Electrical characteristics of SOI MOSFETs was investigated by the device sirnulator CADDETH and it is found that threshold voltage is reduced to aroud 1(v)and short channel effect was suppressed by Fully Inverted (F1)SOI MOSFETs, which were proposed by the authors.The FI(fully inverted)SOI MOSFET is a novel type of SOI MOSFETs where the whole region of the top silicon layer is inverted completely. In FI SOI MOSFETs, the depleted region is eliminated by thinning the top silicon layer, and the gate electric field induces charge in the channel more effectively than in the fully depleted(FD)SOI MOSFET<s. In consequence, FI SOI MOSFETs are expected to have advantages that the threshold voltage(VィイD2thィエD2)can be lowered maintaining dopant density high and also the short channel effect can be suppressed substantially. In FI SOI MOSFETs, the depleted region is eliminated by thinning the top silicon layer, and the gate electric field induces charge in the channel more effectively than in the fully depleted(FD)SOI MOSFETs. In consequence, it is found that in FI SOI MOSFETs, the threshold voltage(VィイD2thィエD2)can be lowered keepnig dopant density high and also the roll-off of VィイD2thィエD2 can be suppressed substantially. The behavior of VィイD2thィエD2 in SOI MOSFETs is shown in the figure. When the thickness of top Si layer(tィイD2SiィエD2)is less than 10(nm), and MOSFET is in FI mode, the dependence of VィイD2thィエD2 on tィイD2SiィエD2 is suppressed remarkably.FI SOI MOSFETs can realize high packing density, short signal propagation delay, together with a low voltage power supply less than 1V, and are one of the most feasible devices for low power VLSI.