课题基金 / 基金详情

MULTIPLE-VALUED PROCESSOR FOR INTELLIGENT INTEGRATED SYSTEM

MULTIPLE-VALUED PROCESSOR FOR INTELLIGENT INTEGRATED SYSTEM
智能集成系统多值处理器
批准号:
09044125
负责人:
HANYU Takahiro
金额:
$1.98万
依托单位:
依托单位国家:
日本
项目类别:
Grant-in-Aid for international Scientific Research
财政年份:
1997
资助国家:
日本
项目状态:
已结题
起止时间:
1997 至 1998

项目摘要

项目成果

HANYU Takahiro的其他基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
Real-world applications need to achieve very quick response for dynamically changing real-world environment. Therefore, it is very important to develop a "Super Chip for Intelligent Integrated Systems." The emerging technologies of intelligent integrated systems for real-world applications rely increasingly on VLSI processors high degree of parallelism in various levels such as architectural, logic design, and circuit/device level. The following items are the themes discussed in this project : (1)Discussion about algorithm/system/architecture-level innovation : We have discussed about the efficiency of multiple-valued logic-in-memory VLSI as the development of fully parallel image processor for intelligent integrated systems. The basic idea of the multiple-valued logic-in-memory VLSI architecture is that the data which are frequently used in the communication between the processing element (PE) and the memory are stored into the local memory tightly connected to the PE.We also discussed about the efficiency of some concrete examples using such concept.(2)Discussion about logic-design/circuit-design-level innovation : We have presented a floating-gate-MOS pass-transistor network as a circuit-level logic-in-memory VLSI architecture. We have discussed about the usefulness of such a new pass-transistor network and about its application areas. While a floating-gate MOS transistor is used as a multiple-valued storage element in the present VLSI system, some logical functions such as a threshold function and a pass-switch function are merged into the multiple-valued memory plane.(3)Discussion about device/process-technology-level innovation : We have also discussed about the device technologies to realize the floating-gate-MOS pass-transistor network.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
羽生貴弘: "2線式電流モード多値集積回路を用いた非同期プロセッサの構成" 電子情報通信学会集積回路研究会技術報告. ICD97-228. 1-8 (1998)
Takahiro Hanyu:“使用两线电流模式多层集成电路的异步处理器的配置”电子、信息和通信工程师协会集成电路研究组的技术报告 ICD97-228 (1998)。
DOI: --
发表时间:
期刊:
影响因子: --
作者: []
通讯作者:
齋藤敬弘: "電流モードディープサブミクロン多値集積回路の最適設計とその応用" 電子情報通信学会和文論文誌D-I. J81-D-I,2. 157-164 (1998)
Takahiro Saito:“电流模式深亚微米多层集成电路的优化设计及其应用”IEICE 日本期刊 D-I,2. 157-164 (1998)
DOI: --
发表时间:
期刊:
影响因子: --
作者: []
通讯作者:
T.Hanyu: "Non-Volatile One-Transistor-Cell Multiple-Valued CAM with a Digit-Parallel- Access Scheme and Its Applications" Computers Elect.Eng.23,6. 407-414 (1997)
T.Hanyu:“采用数字并行访问方案的非易失性单晶体管单元多值 CAM 及其应用”Computers Elect.Eng.23,6。
DOI: --
发表时间:
期刊:
影响因子: --
作者: []
通讯作者:
T.Hanyu: "One-Transistor-Cell 4-Valued Universal-Literal CAM for Cellular Logic Image Processing" Proc.of 1997 IEEE International Symposium on Multiple-Valued Logic. 27. 175-180 (1997)
T.Hanyu:“用于细胞逻辑图像处理的单晶体管单元 4 值通用文字 CAM”1997 年 IEEE 国际多值逻辑研讨会论文集。
DOI: --
发表时间:
期刊:
影响因子: --
作者: []
通讯作者:
59
    Implementation of a High-Speed LDPC Decoder LSI Based on a Multiple-Valued Full-Duplex Data-Transfer Technique
    • 批准号:
      18300012
    • 项目类别:
      Grant-in-Aid for Scientific Research (B)
    • 资助金额:
      $11.01万
    • 财政年份:
      2006
    • 负责人:
      HANYU Takahiro
    • 依托单位:
    Implementation of a High-Speed Asynchronous Data Transfer VLSI Based on Bidirectional Current-Mode Multiple-Valued Circuit Techniques
    • 批准号:
      15500029
    • 项目类别:
      Grant-in-Aid for Scientific Research (C)
    • 资助金额:
      $2.43万
    • 财政年份:
      2003
    • 负责人:
      HANYU Takahiro
    • 依托单位:
    Implementation of a Transfer-Bottleneck-Free Multiple-Valued Logic-in-Memory VLSI and Its Application
    • 批准号:
      13558026
    • 项目类别:
      Grant-in-Aid for Scientific Research (B)
    • 资助金额:
      $8.7万
    • 财政年份:
      2001
    • 负责人:
      HANYU Takahiro
    • 依托单位:
    Implementation of a High-Performance Multiple-Valued Current-Mode VLSI System with Low-Power and Highly Reliable Capabilities
    • 批准号:
      12680324
    • 项目类别:
      Grant-in-Aid for Scientific Research (C)
    • 资助金额:
      $2.37万
    • 财政年份:
      2000
    • 负责人:
      HANYU Takahiro
    • 依托单位: