Ultra Low Power Integrated Circuits and Systems for Cardiac Pacemakers
用于心脏起搏器的超低功耗集成电路和系统
基本信息
- 批准号:8897386
- 负责人:
- 金额:$ 11.03万
- 依托单位:
- 依托单位国家:美国
- 项目类别:
- 财政年份:2012
- 资助国家:美国
- 起止时间:2012-08-01 至 2017-07-31
- 项目状态:已结题
- 来源:
- 关键词:AlgorithmsArchitectureAreaArithmeticArrhythmiaArtificial cardiac pacemakerBiological ModelsBradycardiaCardiacCardiovascular DiseasesCellsCessation of lifeCharacteristicsCodeCollaborationsComputersConsultationsConsumptionContractsDevelopmentDevicesEffectivenessElectrocardiogramElectronicsEngineeringExtravasationFrequenciesGluesGoalsHealth Care CostsHealth SciencesHeartHumanImplantInstructionLaboratoriesLifeLogicMemoryMinor Surgical ProceduresModelingMonitorMorbidity - disease rateMyocardiumOperative Surgical ProceduresOxidesPacemakersPathway interactionsPatientsPhysiciansQuality of lifeRecoveryResearchSystemSystems DevelopmentTechniquesTestingTexasThickTimeTransistorsTravelUnited Statesdesigndigitalexperienceheart rhythmimplantable deviceimplantationmortalitynext generationnovelprogramssimulationunderrepresented minority student
项目摘要
DESCRIPTION (provided by applicant): Cardiovascular diseases are one of the major causes of all human deaths. Irregular heartbeat or arrhythmia is one among many reasons for cardiovascular diseases. Arrhythmia related human cardiac mortality and morbidity can be reduced by implantable devices known as artificial pacemakers that are designed to monitor the cardiac status and to regulate the beating of the heart. A normal heartbeat is created by electrical impulses that are generated within a specialized area of the heart and travel down specific pathways to stimulate the cardiac muscle to contract. If this natural "pacemaker" or any part of the conduction system is dysfunctional for some reason, the normal heartbeat may become too slow (bradycardia) or fast (tachycardia100bpm). These are abnormal heart rhythms, or arrhythmias. In some cases, physicians will recommend implantation of a pacemaker to correct an arrhythmia. Nearly 200,000 permanent pacemakers are implanted annually in the United States. The battery in a pacemaker can last 7-8 years and is replaced during a minor surgical procedure. The development of the next generation of pacemakers that utilizes ultralow power circuits will extend the battery life further and will reduce the frequencyof the surgical procedure to replace the battery in the pacemaker. Increased battery life of the pacemaker not only will reduce the number of surgical procedures but also will bring down the healthcare cost associated with the surgical procedure. The primary objective of this proposal is to develop low power circuits and systems for ultra-low power cardiac pacemakers which will in turn reduce the frequency of surgical procedures to replace the pacemaker battery. In this research this objective will be achieved first by optimizing the architectures, algorithms and systems of the functional blocks of the cardiac pacemaker. Then we will systematically apply specific dynamic and leakage reductions techniques to the architecturally optimized functional blocks to reduce total energy consumption. In order to verify the soundness of our research strategies, and to validate our power optimized design, the developed ultra low power circuits will be fabricated through MOSIS. The fabricated integrated circuits will be tested for functional correctness and for the desired electrical characteristics.
描述(由申请人提供):心血管疾病是所有人类死亡的主要原因之一。心律不齐是导致心血管疾病的众多原因之一。心律失常相关的人类心脏死亡率和发病率可以通过被称为人工起搏器的植入式装置来降低,这种装置被设计用来监测心脏状态并调节心脏的跳动。正常的心跳是由心脏特定区域产生的电脉冲产生的,电脉冲沿着特定的路径传播,刺激心肌收缩。如果这个自然的“起搏器”或传导系统的任何部分由于某种原因功能失调,正常的心跳可能会变得太慢(心动过缓)或太快(心动过速100bpm)。这些是不正常的心律,或心律失常。在某些情况下,医生会建议植入起搏器来纠正心律失常。在美国,每年有近20万个永久性心脏起搏器被植入。起搏器的电池可以使用7-8年,在小手术过程中就可以更换。使用超低功耗电路的下一代起搏器的开发将进一步延长电池寿命,并将减少更换起搏器电池的手术频率。延长起搏器的电池寿命不仅可以减少手术次数,还可以降低与手术相关的医疗成本。本提案的主要目标是为超低功耗心脏起搏器开发低功耗电路和系统,从而减少更换起搏器电池的外科手术频率。在本研究中,这一目标将首先通过优化心脏起搏器功能模块的架构、算法和系统来实现。然后,我们将系统地将特定的动态和减少泄漏的技术应用于建筑优化的功能块,以降低总能耗。为了验证我们的研究策略的合理性,并验证我们的功耗优化设计,我们将通过MOSIS制造超低功耗电路。将测试制造的集成电路的功能正确性和所需的电气特性。
项目成果
期刊论文数量(3)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
Design and implementation of an ultra-low energy FFT ASIC for processing ECG in Cardiac Pacemakers.
设计和实现用于处理心脏起搏器中心电图的超低能耗 FFT ASIC。
- DOI:10.1109/tvlsi.2018.2883642
- 发表时间:2019
- 期刊:
- 影响因子:2.8
- 作者:Mostafa,Safwat;John,EugeneB;Panday,ManojM
- 通讯作者:Panday,ManojM
Reducing Power and Cycle Requirement for FFT of ECG Signals through Low Level Arithmetic Optimizations for Cardiac Implantable Devices.
通过心脏植入设备的低级算术优化来降低 ECG 信号 FFT 的功率和周期要求。
- DOI:10.1166/jolpe.2016.1423
- 发表时间:2016
- 期刊:
- 影响因子:0
- 作者:Mostafa,Safwat;John,Eugene
- 通讯作者:John,Eugene
An Ultra-Low Power Charge Redistribution Successive Approximation Register A/D Converter for Biomedical Applications.
用于生物医学应用的超低功耗电荷再分配逐次逼近寄存器 A/D 转换器。
- DOI:10.1166/jolpe.2016.1452
- 发表时间:2016
- 期刊:
- 影响因子:0
- 作者:Koppa,Santosh;Mohandesi,Manouchehr;John,Eugene
- 通讯作者:John,Eugene
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Eugene B John其他文献
Eugene B John的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Eugene B John', 18)}}的其他基金
Ultra Low Power Computing for Next Generation Implantable Smart Cardiac Pacemakers
适用于下一代植入式智能心脏起搏器的超低功耗计算
- 批准号:
10091473 - 财政年份:2018
- 资助金额:
$ 11.03万 - 项目类别:
Ultra Low Power Integrated Circuits and Systems for Cardiac Pacemakers
用于心脏起搏器的超低功耗集成电路和系统
- 批准号:
8705539 - 财政年份:2012
- 资助金额:
$ 11.03万 - 项目类别:
Ultra Low Power Integrated Circuits and Systems for Cardiac Pacemakers
用于心脏起搏器的超低功耗集成电路和系统
- 批准号:
8268207 - 财政年份:2012
- 资助金额:
$ 11.03万 - 项目类别:
Ultra Low Power Integrated Circuits and Systems for Cardiac Pacemakers
用于心脏起搏器的超低功耗集成电路和系统
- 批准号:
8514643 - 财政年份:2012
- 资助金额:
$ 11.03万 - 项目类别:
相似海外基金
Practical Study on Disaster Countermeasure Architecture Model by Sustainable Design in Asian Flood Area
亚洲洪泛区可持续设计防灾建筑模型实践研究
- 批准号:
17K00727 - 财政年份:2017
- 资助金额:
$ 11.03万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Functional architecture of a face processing area in the common marmoset
普通狨猴面部处理区域的功能架构
- 批准号:
9764503 - 财政年份:2016
- 资助金额:
$ 11.03万 - 项目类别:
Heating and airconditioning by hypocausts in residential and representative architecture in Rome and Latium studies of a phenomenon of luxury in a favoured climatic area of the Roman Empire on the basis of selected examples.
罗马和拉齐奥的住宅和代表性建筑中的火烧供暖和空调根据选定的例子,研究了罗马帝国有利的气候地区的奢华现象。
- 批准号:
317469425 - 财政年份:2016
- 资助金额:
$ 11.03万 - 项目类别:
Research Grants
SBIR Phase II: Area and Energy Efficient Error Floor Free Low-Density Parity-Check Codes Decoder Architecture for Flash Based Storage
SBIR 第二阶段:用于基于闪存的存储的面积和能源效率高、无错误层的低密度奇偶校验码解码器架构
- 批准号:
1632562 - 财政年份:2016
- 资助金额:
$ 11.03万 - 项目类别:
Standard Grant
SBIR Phase I: Area and Energy Efficient Error Floor Free Low-Density Parity-Check Codes Decoder Architecture for Flash Based Storage
SBIR 第一阶段:用于基于闪存的存储的面积和能源效率高、无错误层低密度奇偶校验码解码器架构
- 批准号:
1520137 - 财政年份:2015
- 资助金额:
$ 11.03万 - 项目类别:
Standard Grant
A Study on The Spatial Setting and The Inhavitant's of The Flood Prevention Architecture in The Flood Area
洪泛区防洪建筑空间设置及居民生活研究
- 批准号:
26420620 - 财政年份:2014
- 资助金额:
$ 11.03万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Area and power efficient interconnect architecture for multi-bit processing on FPGAs
用于 FPGA 上多位处理的面积和功率高效互连架构
- 批准号:
327691-2007 - 财政年份:2011
- 资助金额:
$ 11.03万 - 项目类别:
Discovery Grants Program - Individual
A FUNDAMENTAL STUDY ON UTILIZATION OF THE POST-WAR ARCHITECTURE AS URBAN REGENERATION METHOD, A case of the central area of Osaka city
战后建筑作为城市更新方法的基础研究——以大阪市中心区为例
- 批准号:
22760469 - 财政年份:2010
- 资助金额:
$ 11.03万 - 项目类别:
Grant-in-Aid for Young Scientists (B)
Area and power efficient interconnect architecture for multi-bit processing on FPGAs
用于 FPGA 上多位处理的面积和功率高效互连架构
- 批准号:
327691-2007 - 财政年份:2010
- 资助金额:
$ 11.03万 - 项目类别:
Discovery Grants Program - Individual
Area and power efficient interconnect architecture for multi-bit processing on FPGAs
用于 FPGA 上多位处理的面积和功率高效互连架构
- 批准号:
327691-2007 - 财政年份:2009
- 资助金额:
$ 11.03万 - 项目类别:
Discovery Grants Program - Individual














{{item.name}}会员




