Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
基本信息
- 批准号:RGPIN-2017-05044
- 负责人:
- 金额:$ 3.42万
- 依托单位:
- 依托单位国家:加拿大
- 项目类别:Discovery Grants Program - Individual
- 财政年份:2019
- 资助国家:加拿大
- 起止时间:2019-01-01 至 2020-12-31
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
Impact of transistor scaling are evident everywhere. Often small as possible transistors are used to reduce the power, energy consumption, and to increase the packing density. Transistors with smaller dimensions exhibit a higher susceptibility to process variation. As a result, realization of robust, reliable circuit design becomes a challenge. In particular, SRAM circuits, and low-power, low-voltage digital circuits show higher degree of variation owing to smallest possible transistor dimensions, and low-supply voltage requirements. In this research, we will investigate variability-aware design of digital and SRAM circuits in power and voltage constrained environments. In microprocessors up to 70-80% of transistors are in SRAMs. As a consequence, various aspects of Systems on Chip (SoC) power, energy, yield, quality, and reliability are influenced by SRAMs.***This research proposal has two major components (i) SRAMs, and (ii) Logic circuits. Key research objectives for the SRAM are: (a) lower SRAM power consumption with architectural, circuit innovation to realize a reliable, ultra-low-voltage SRAMs. In particular, devise circuit techniques to alleviate the impact of process variations on important SRAM blocks such as sense amplifiers, SRAM cells, and (b) mitigate the impact of soft errors and weak failures through hardened by design and efficient implementation Error Correcting Codes (ECC) which may further improve low-voltage SRAM operation. The key research objective for logic circuits is ultra-low-voltage, energy efficient logic family and to realize ultra-low-voltage digital building blocks. The long term (5 years) objective of this research is to put all these ideas together in silicon to (a) fabricate fully functional ultra-low-voltage; low-power SRAMs in 28 nm CMOS technology; (b) design and fabricate soft error robust low-power SRAMs; (c) design and fabricate a low-power, low-voltage digital circuits such as 32/64b adder capable of working at 100 mV. In all instances, test chips will be manufactured, and measurements will be carried out.**
晶体管缩放的影响随处可见。通常,尽可能小的晶体管用于降低功率、能量消耗和增加封装密度。 具有较小尺寸的晶体管表现出对工艺变化的较高敏感性。因此,实现鲁棒、可靠的电路设计成为一个挑战。特别地,SRAM电路和低功率、低电压数字电路由于最小可能的晶体管尺寸和低电源电压要求而显示出更高程度的变化。在本研究中,我们将探讨在功率和电压受限的环境中,数位和静态随机存取记忆体电路的可变性感知设计。在微处理器中,高达70-80%的晶体管都在SRAM中。因此,片上系统(SoC)的功率、能量、良率、质量和可靠性的各个方面都受到SRAM的影响。这项研究计划有两个主要组成部分(i)SRAM,和(ii)逻辑电路。SRAM的主要研究目标是:(a)通过架构、电路创新降低SRAM功耗,实现可靠的超低压SRAM。具体地,设计电路技术以减轻工艺变化对重要SRAM块(诸如感测放大器、SRAM单元)的影响,以及(B)通过设计和有效实现的纠错码(ECC)来减轻软错误和弱故障的影响,这可以进一步改善低电压SRAM操作。逻辑电路的关键研究目标是超低电压、高能效的逻辑家族和实现超低电压的数字积木。本研究的长期(5年)目标是将所有这些想法放在硅中,以(a)采用28 nm CMOS技术制造全功能超低压低功耗SRAM;(B)设计和制造软错误鲁棒低功耗SRAM;(c)设计和制造低功耗低电压数字电路,例如能够在100 mV下工作的32/64 B加法器。在所有情况下,将制造测试芯片,并进行测量。**
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
数据更新时间:{{ journalArticles.updateTime }}
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Sachdev, Manoj其他文献
A 6-TFT Charge-Transfer Self-Compensating Pixel Circuit for Flexible Displays
- DOI:
10.1109/jeds.2019.2903541 - 发表时间:
2019-01-01 - 期刊:
- 影响因子:2.3
- 作者:
Li, Qing;Lee, Czang-Ho;Sachdev, Manoj - 通讯作者:
Sachdev, Manoj
Neutron Radiation Induced Soft Error Rates for an Adjacent-ECC Protected SRAM in 28 nm CMOS
- DOI:
10.1109/tns.2016.2547963 - 发表时间:
2016-06-01 - 期刊:
- 影响因子:1.8
- 作者:
Neale, Adam;Sachdev, Manoj - 通讯作者:
Sachdev, Manoj
A Soft Error Tolerant 10T SRAM Bit-Cell With Differential Read Capability
- DOI:
10.1109/tns.2009.2032090 - 发表时间:
2009-12-01 - 期刊:
- 影响因子:1.8
- 作者:
Jahinuzzaman, Shah M.;Rennie, David J.;Sachdev, Manoj - 通讯作者:
Sachdev, Manoj
Body Biased Sense Amplifier With Auto-Offset Mitigation for Low-Voltage SRAMs
- DOI:
10.1109/tcsi.2021.3081917 - 发表时间:
2021-08-01 - 期刊:
- 影响因子:5.1
- 作者:
Patel, Dhruv;Neale, Adam;Sachdev, Manoj - 通讯作者:
Sachdev, Manoj
Sachdev, Manoj的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Sachdev, Manoj', 18)}}的其他基金
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2021
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2020
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
DGDND-2017-00080 - 财政年份:2019
- 资助金额:
$ 3.42万 - 项目类别:
DND/NSERC Discovery Grant Supplement
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2018
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
DGDND-2017-00080 - 财政年份:2018
- 资助金额:
$ 3.42万 - 项目类别:
DND/NSERC Discovery Grant Supplement
Implementation of thin-film transistor de-multiplexer for integrated backplane drivers
用于集成背板驱动器的薄膜晶体管解复用器的实现
- 批准号:
516248-2017 - 财政年份:2017
- 资助金额:
$ 3.42万 - 项目类别:
Idea to Innovation
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2017
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
DGDND-2017-00080 - 财政年份:2017
- 资助金额:
$ 3.42万 - 项目类别:
DND/NSERC Discovery Grant Supplement
Digital and Memory Circuits in nano-scale CMOS Technologies
纳米级 CMOS 技术中的数字和存储电路
- 批准号:
205034-2012 - 财政年份:2016
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Low-power logic gates in thin film technologies
薄膜技术中的低功耗逻辑门
- 批准号:
500171-2016 - 财政年份:2016
- 资助金额:
$ 3.42万 - 项目类别:
Idea to Innovation
相似国自然基金
CREB在杏仁核神经环路memory allocation中的作用和机制研究
- 批准号:31171079
- 批准年份:2011
- 资助金额:55.0 万元
- 项目类别:面上项目
面向多核处理器的硬软件协作Transactional Memory系统结构
- 批准号:60873053
- 批准年份:2008
- 资助金额:30.0 万元
- 项目类别:面上项目
相似海外基金
Memory Reshaping for Depression: A Remote Digital Randomised Controlled Feasibility Trial
抑郁症记忆重塑:远程数字随机控制可行性试验
- 批准号:
MR/Y008545/1 - 财政年份:2024
- 资助金额:
$ 3.42万 - 项目类别:
Research Grant
Memory Mapper: Exploring Commercial Models for Digital Spatial Humanities Research Infrastructure
内存映射器:探索数字空间人文研究基础设施的商业模式
- 批准号:
AH/Y005767/1 - 财政年份:2023
- 资助金额:
$ 3.42万 - 项目类别:
Research Grant
Prospective validation and implementation of high-performing blood biomarkers and digital cognitive tests for detection of Alzheimer's disease in specialist memory clinic and primary care settings
前瞻性验证和实施高性能血液生物标志物和数字认知测试,用于在专业记忆诊所和初级保健机构中检测阿尔茨海默病
- 批准号:
10738367 - 财政年份:2023
- 资助金额:
$ 3.42万 - 项目类别:
Transnational Memory Practices in the UK and South Korea - Ethics, Evaluation and Learning in Digital Exhibitions
英国和韩国的跨国记忆实践——数字展览中的伦理、评估和学习
- 批准号:
ES/W011166/1 - 财政年份:2022
- 资助金额:
$ 3.42万 - 项目类别:
Research Grant
Digital Memory Augmentation based on how the brain works (i2i Phase 1)
基于大脑工作方式的数字记忆增强(i2i 第一阶段)
- 批准号:
577502-2022 - 财政年份:2022
- 资助金额:
$ 3.42万 - 项目类别:
Idea to Innovation
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2021
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Digital photography: mediation, memory and visual communication
数码摄影:调解、记忆和视觉传达
- 批准号:
DP200102781 - 财政年份:2020
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Projects
Exploring Memory and Digital Circuit Boundaries for Energy Efficient Hardware
探索节能硬件的内存和数字电路边界
- 批准号:
RGPIN-2017-05044 - 财政年份:2020
- 资助金额:
$ 3.42万 - 项目类别:
Discovery Grants Program - Individual
Market assessment for a digital memory augmentation prosthetic device that improves memory for everyday events
对可提高日常事件记忆力的数字记忆增强假肢装置的市场评估
- 批准号:
555546-2020 - 财政年份:2020
- 资助金额:
$ 3.42万 - 项目类别:
Idea to Innovation
Cinema Memory and the Digital Archive: 1930s Britain and Beyond
电影记忆与数字档案:20 世纪 30 年代的英国及以后
- 批准号:
AH/S004742/1 - 财政年份:2019
- 资助金额:
$ 3.42万 - 项目类别:
Research Grant