CAREER: Integrated Automation Strategy for Interconnect Design: A New Paradigm for Mixed-Signal Nanoscale Integrated Circuits
职业:互连设计的集成自动化策略:混合信号纳米级集成电路的新范式
基本信息
- 批准号:1128939
- 负责人:
- 金额:$ 8.19万
- 依托单位:
- 依托单位国家:美国
- 项目类别:Continuing Grant
- 财政年份:2011
- 资助国家:美国
- 起止时间:2011-01-01 至 2012-03-31
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
Proposal No: 048558 PI name: Massoud, Yehia Inst.: William Marsh Rice Univ Title: Integrated Automation Strategy for Interconnect Design: A New Paradigm for Mixed-Signal Nanoscale Integrated CircuitsAbstractDue to aggressive technology scaling and increasing operating frequencies, interconnect has become the main performance limiting factor in integrated circuits. Consequently, interconnect synthesis plays a vital role in facilitating today's mixed-signal designs, but current design automation techniques fail to include deep sub-micron interconnect effects directly into the synthesis process, resulting in costly redesign. To promote synthesis strategies that handle the increased complexity of mixed-signal nanoscale integrated circuits, the PI proposes a new interconnect synthesis paradigm that evaluates the circuit signal integrity and performance during interconnect synthesis. Under this new paradigm, interconnect in mixed-signal systems is modeled, optimized and synthesized taking all aspects of the system's interconnect into account. This includes analog interconnect structures and integrated components as well as interconnect in digital portions of the design. To facilitate and develop our new system-oriented interconnect synthesis paradigm for mixed-signal nanoscale ICs, the PI will research and create: (i) analytical modeling, optimization and synthesis methodologies that facilitate generalized design automation in integrated mixed-signal and system-on-chip designs; (ii) system-oriented interconnect synthesis strategies utilizing statistical modeling methodologies incorporating inductance to produce layout that meets design constraints. To further prepare students for mixed-signal interconnect design, the PI will employ dynamically changing computer engineering curriculum in both his graduate class, which utilizes innovative semester-long projects emphasizing original research, and his undergraduate class, which stresses the fundamentals of the VLSI design process and provides students with an intuitive understanding of critical concepts.
方案编号:048558 PI姓名:Massoud,Yehia Inst.:威廉·马什·赖斯大学标题:互连线设计的集成自动化策略:混合信号纳米级集成电路的新范例摘要由于工艺规模的不断扩大和工作频率的不断提高,互连线已成为集成电路性能的主要限制因素。 因此,互连综合起着至关重要的作用,在促进今天的混合信号设计,但目前的设计自动化技术不能包括深亚微米互连直接到合成过程中的影响,导致昂贵的重新设计。 为了促进处理混合信号纳米级集成电路的复杂性增加的合成策略,PI提出了一种新的互连合成范例,该范例在互连合成过程中评估电路信号完整性和性能。 在这种新的范式下,混合信号系统中的互连建模,优化和综合考虑系统的互连的各个方面。 这包括模拟互连结构和集成组件以及设计的数字部分中的互连。 为了促进和发展我们新的面向系统的混合信号纳米级集成电路互连综合范例,PI将研究和创建:(i)分析建模,优化和综合方法,以促进集成混合信号和系统芯片设计的通用设计自动化;(ii)系统─利用统计建模方法并结合电感以产生符合设计的布局的定向互连合成策略约束为了让学生进一步为混合信号互连设计做好准备,PI将在他的研究生课程和本科课程中采用动态变化的计算机工程课程,研究生课程利用创新的学期项目,强调原创性研究,本科课程强调VLSI设计过程的基本原理,并为学生提供对关键概念的直观理解。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
数据更新时间:{{ journalArticles.updateTime }}
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Yehia Massoud其他文献
Analytical model-based technique for efficient evaluation of noise robustness considering parameter variations
- DOI:
10.1007/s10470-008-9200-y - 发表时间:
2008-08-14 - 期刊:
- 影响因子:1.400
- 作者:
Yehia Massoud;Sami Kirolos;Kartik Mohanram - 通讯作者:
Kartik Mohanram
Model order reduction using spline-based dynamic multi-point rational interpolation for passive circuits
- DOI:
10.1007/s10470-006-9017-5 - 发表时间:
2007-01-05 - 期刊:
- 影响因子:1.400
- 作者:
Mehboob Alam;Arthur Nieuwoudt;Yehia Massoud - 通讯作者:
Yehia Massoud
VLSI architecture design and implementation of 5/3 and 9/7 lifting Discrete Wavelet Transform
- DOI:
10.1016/j.vlsi.2022.07.009 - 发表时间:
2022-11-01 - 期刊:
- 影响因子:
- 作者:
Raja Arslan Naseer;Muneeba Nasim;Muhummad Sohaib;Ch. Jabbar Younis;Anzar Mehmood;Mehboob Alam;Yehia Massoud - 通讯作者:
Yehia Massoud
Efficient synthesis methodology for optimal inverter-based transimpedance amplifiers
- DOI:
10.1007/s10470-007-9027-y - 发表时间:
2007-02-09 - 期刊:
- 影响因子:1.400
- 作者:
Mohamed Elnozahi;Yehia Massoud - 通讯作者:
Yehia Massoud
Variation tolerant design methods for wideband low noise amplifiers
- DOI:
10.1007/s10470-008-9212-7 - 发表时间:
2008-08-28 - 期刊:
- 影响因子:1.400
- 作者:
Arthur Nieuwoudt;Tamer Ragheb;Hamid Nejati;Yehia Massoud - 通讯作者:
Yehia Massoud
Yehia Massoud的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Yehia Massoud', 18)}}的其他基金
NER: Modeling and Design of Nanotube-Based On-Chip Interconnect Solutions for Future VLSI Applications
NER:面向未来 VLSI 应用的基于纳米管的片上互连解决方案的建模和设计
- 批准号:
0709334 - 财政年份:2007
- 资助金额:
$ 8.19万 - 项目类别:
Standard Grant
CAREER: Integrated Automation Strategy for Interconnect Design: A New Paradigm for Mixed-Signal Nanoscale Integrated Circuits
职业:互连设计的集成自动化策略:混合信号纳米级集成电路的新范式
- 批准号:
0448558 - 财政年份:2005
- 资助金额:
$ 8.19万 - 项目类别:
Continuing Grant
相似国自然基金
greenwashing behavior in China:Basedon an integrated view of reconfiguration of environmental authority and decoupling logic
- 批准号:
- 批准年份:2024
- 资助金额:万元
- 项目类别:外国学者研究基金项目
焦虑症小鼠模型整合模式(Integrated)
行为和精细行为评价体系的构建
- 批准号:
- 批准年份:2024
- 资助金额:0.0 万元
- 项目类别:省市级项目
相似海外基金
CAREER: Universal Design Automation Framework for Analog Integrated Systems
职业:模拟集成系统的通用设计自动化框架
- 批准号:
2239033 - 财政年份:2023
- 资助金额:
$ 8.19万 - 项目类别:
Continuing Grant
Development of Design Automation Techniques for Integrated Circuits Using Quantum Annealing
利用量子退火开发集成电路设计自动化技术
- 批准号:
23K11036 - 财政年份:2023
- 资助金额:
$ 8.19万 - 项目类别:
Grant-in-Aid for Scientific Research (C)
Design Automation Algorithms for High-Speed Integrated Circuits and Microsystems
高速集成电路和微系统的设计自动化算法
- 批准号:
RGPIN-2019-05341 - 财政年份:2022
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual
Design Automation Algorithms for High-Speed Integrated Circuits and Microsystems
高速集成电路和微系统的设计自动化算法
- 批准号:
RGPIN-2019-05341 - 财政年份:2021
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual
CAREER: Design Automation of Integrated Power Electronics: From Architectures to Circuits
职业:集成电力电子设计自动化:从架构到电路
- 批准号:
1943271 - 财政年份:2020
- 资助金额:
$ 8.19万 - 项目类别:
Continuing Grant
Rapid high-throughput sample preparation for COVID-19 diagnostics using integrated automation systems
使用集成自动化系统快速制备用于 COVID-19 诊断的高通量样品
- 批准号:
550469-2020 - 财政年份:2020
- 资助金额:
$ 8.19万 - 项目类别:
Alliance Grants
Design Automation Algorithms for High-Speed Integrated Circuits and Microsystems
高速集成电路和微系统的设计自动化算法
- 批准号:
RGPIN-2019-05341 - 财政年份:2020
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual
Design Automation Algorithms for High-Speed Integrated Circuits and Microsystems
高速集成电路和微系统的设计自动化算法
- 批准号:
RGPIN-2019-05341 - 财政年份:2019
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual
Electronic Design Automation Algorithms for Signal Integrity Analysis of High Speed Integrated Circuits
用于高速集成电路信号完整性分析的电子设计自动化算法
- 批准号:
RGPIN-2014-05429 - 财政年份:2018
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual
Electronic Design Automation Algorithms for Signal Integrity Analysis of High Speed Integrated Circuits
用于高速集成电路信号完整性分析的电子设计自动化算法
- 批准号:
RGPIN-2014-05429 - 财政年份:2017
- 资助金额:
$ 8.19万 - 项目类别:
Discovery Grants Program - Individual