课题基金 / 基金详情

CAREER: Towards Provably-Secure Design of Integrated Circuits

CAREER: Towards Provably-Secure Design of Integrated Circuits
职业:迈向可证明安全的集成电路设计
批准号:
1822848
负责人:
Jeyavijayan Rajendran
金额:
$48.09万
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
2017
资助国家:
美国
项目状态:
已结题
起止时间:
2017-09-01 至 2024-01-31

项目摘要

项目成果

Jeyavijayan Rajendran的其他基金

相似基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
The production of computer chips has universally moved offshore in recent years, reducing design complexity and fabrication cost. But these benefits come at the expense of security: An attack anywhere along the supply chain can insert malicious components into an integrated circuit, pirate its design or counterfeit it. These attacks, which are exceedingly difficult to detect, jeopardize the computer industry, undermine national security, and put critical infrastructure in danger. More than a decade of research in hardware security has resulted in a plethora of solutions for these problems, but many of these solutions address specific attack models and, hence, are not universally applicable. This project breaks this barrier by developing hardware design approaches that are both provably secure and applicable across the entire hardware industry for differing businesses and threat models. To engage and teach the next generation of cybersecurity experts, the project uses puzzle-, challenge-, and competition-based educational and outreach activities at the high-school, undergraduate, and graduate levels. The project has three components. First, the research develops a secure synthesis approach to prevent piracy and reverse engineering using provably-secure camouflaging and logic encryption, where the attacker is provided with only partial knowledge of the design to obfuscate the design intent. Second, the research analyzes the security implications of untrusted test facilities by demonstrating an attack to compromise secrets through test data. It develops a provably-secure test pattern generation technique for testing chips with secrets. Third, this project designs chips such that any (malicious) alterations and counterfeits are provably-detected by existing techniques.
期刊论文(14)
专著(0)
科研奖励(0)
会议论文
Towards Provably-Secure Analog and Mixed-Signal Locking Against Overproduction
迈向可证明安全的模拟和混合信号锁定,防止生产过剩
DOI: 10.1109/tetc.2020.3025561
发表时间: 2020
期刊: IEEE Transactions on Emerging Topics in Computing
影响因子: 5.9
作者: [GummidipoondiJayasankaran, Nithyashankari, Sanabria Borbon, Adriana, Sanchez Sinencio, Edgar, Hu, Jiang, Rajendran, Jeyavijayan]
通讯作者: Rajendran, Jeyavijayan
DOI: 10.1109/isocc56007.2022.10031569
发表时间: 2022
期刊: IEEE International SoC Design Conference (ISOCC
影响因子: --
作者: [Patnaik, Satwik, Gohil, Vasudev, Guo, Hao, Rajendran, Jeyavijayan JV]
通讯作者: Rajendran, Jeyavijayan JV
Thwarting Replication Attack against Memristor-based Neuromorphic Computing System
阻止针对基于忆阻器的神经形态计算系统的复制攻击
DOI: 10.1109/tcad.2019.2937817
发表时间: 2019
期刊: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
影响因子: 2.9
作者: [Yang, Chaofei, Liu, Beiye, Li, Hai, Chen, Yiran, Barnell, Mark, Wu, Qing, Wen, Wujie, Rajendran, Jeyavijayan]
通讯作者: Rajendran, Jeyavijayan
DOI: 10.1109/tcad.2019.2944586
发表时间: 2020-10-01
期刊: IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
影响因子: 2.9
作者: [Chakraborty, Abhishek, Jayasankaran, Nithyashankari Gummidipoondi, Zuzak, Michael]
通讯作者: Zuzak, Michael
12
    Collaborative Research: EAGER: SaTC-EDU: Dynamic Adaptive Machine Learning for Teaching Hardware Security (DYNAMITES)
    EAGER: Collaborative: Secure and Trustworthy Cyberphysical Microfluidic Systems
    SHF:Small: OSCARS: Optimizing Self-Configurable Analog ICs for Reliability and Security
    CAREER: Towards Provably-Secure Design of Integrated Circuits
    • 批准号:
      1652842
    • 项目类别:
      Continuing Grant
    • 资助金额:
      $50.0万
    • 财政年份:
      2017
    • 负责人:
      Jeyavijayan Rajendran
    • 依托单位:
    海外基金