Formal Verification of Analog AI Hardware (FAI)
模拟 AI 硬件 (FAI) 的形式验证
基本信息
- 批准号:286525601
- 负责人:
- 金额:--
- 依托单位:
- 依托单位国家:德国
- 项目类别:Research Grants
- 财政年份:
- 资助国家:德国
- 起止时间:
- 项目状态:未结题
- 来源:
- 关键词:
项目摘要
Due to the current trend towards artificial intelligence, neural networks and their realizations in hardware gain more and more importance. Despite their advantages, the major drawback of neural networks is that they are extremely hard to verify since their large complexity usually prohibits the application of existing verification techniques. However, if AI can not be made safe, it will not be used in the real world for safety-critical applications, despite the huge investments in researching AI methods. Therefore, we will develop completely new approaches for the formal verification of analog AI hardware that are able to handle neural networks of arbitrary sizes and types of neurons e.g. energy-efficient transistor-level implementations. Our approach will provide the following features. Exceptional scalability to handle the huge complexity of neural networks using a compositional verification framework is realized by exploiting the nature of neural networks being composed of many smaller often identical subsystems. For accelerating verification, we will develop novel specification-oriented reachability algorithms that automatically adapt the accuracy of reachable sets until the given specification is proven or disproven. This together with advanced order reduction methods and verification-driven synthesis of neurons results in computational efficiency. The proposed synthesis approach in strong coupling with the verification algorithms creates simpler models supporting the verification of larger networks. The envisioned AI-focused framework will be able to handle arbitrary types of neurons being also applicable to a broader class of applications such as vehicle control or analog signal processing. It will provide counterexamples that demonstrate the violation to support the developers during the design process. The project will demonstrate the applicability to real systems with two real-world examples: A medical example featuring an analog circuit with 2000 neurons, and an automotive example consisting of a neural-network-controlled autonomous car.
由于当前人工智能的趋势,神经网络及其在硬件中的实现变得越来越重要。尽管神经网络有其优点,但其主要缺点是它们极难验证,因为它们的复杂性通常阻碍了现有验证技术的应用。然而,如果人工智能不能变得安全,尽管在研究人工智能方法方面投入巨资,但它也不会在现实世界中用于安全关键型应用。因此,我们将开发全新的方法来形式化验证模拟人工智能硬件,这些硬件能够处理任意大小和类型的神经元的神经网络,例如神经元。高能效晶体管级实施。我们的方法将提供以下功能。通过利用神经网络由许多较小且通常相同的子系统组成的性质,可以实现使用组合验证框架来处理神经网络的巨大复杂性的卓越可扩展性。为了加速验证,我们将开发新颖的面向规范的可达性算法,该算法自动调整可达集的准确性,直到给定的规范被证明或被推翻。这与先进的降阶方法和验证驱动的神经元合成一起提高了计算效率。所提出的与验证算法强耦合的综合方法创建了支持更大网络验证的更简单的模型。设想的以人工智能为中心的框架将能够处理任意类型的神经元,也适用于更广泛的应用,例如车辆控制或模拟信号处理。它将提供证明违规行为的反例,以在设计过程中为开发人员提供支持。该项目将通过两个现实世界的示例来演示其对实际系统的适用性:一个具有 2000 个神经元的模拟电路的医学示例,以及一个由神经网络控制的自动驾驶汽车组成的汽车示例。
项目成果
期刊论文数量(0)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
数据更新时间:{{ journalArticles.updateTime }}
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
Professor Dr.-Ing. Matthias Althoff其他文献
Professor Dr.-Ing. Matthias Althoff的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('Professor Dr.-Ing. Matthias Althoff', 18)}}的其他基金
Formalization and Analysis of Traffic Rules
交通规则的形式化和分析
- 批准号:
397785447 - 财政年份:2018
- 资助金额:
-- - 项目类别:
Research Grants
Cooperative and Intrinsically-Correct Control of Vehicles in Diverse Environments (CoInCiDE)
不同环境中车辆的协作和本质正确控制 (CoInCiDE)
- 批准号:
273142721 - 财政年份:2015
- 资助金额:
-- - 项目类别:
Priority Programmes
Analysis und Synthesis of Robustly Controlled Smart-Grid-Systems
鲁棒控制智能电网系统的分析与综合
- 批准号:
252340183 - 财政年份:2014
- 资助金额:
-- - 项目类别:
Research Grants
Co-design of Reachability Analysis and Trajectory Planning for Collision Avoidance Systems
防撞系统可达性分析和轨迹规划的协同设计
- 批准号:
252614982 - 财政年份:2014
- 资助金额:
-- - 项目类别:
Research Grants
Automatic Test-Case Generation for Autonomous Vehicles
自动驾驶车辆的自动测试用例生成
- 批准号:
509824862 - 财政年份:
- 资助金额:
-- - 项目类别:
Research Grants
Traffic-Rule-Aware Reachability Analysis for Motion Planning of Automated Vehicles
自动车辆运动规划的交通规则感知可达性分析
- 批准号:
513192618 - 财政年份:
- 资助金额:
-- - 项目类别:
Research Grants
Safe-Guarding Artificial Intelligence in Power Systems
保障电力系统中的人工智能安全
- 批准号:
458030766 - 财政年份:
- 资助金额:
-- - 项目类别:
Research Grants
Data-driven process modeling in stamping technology
冲压技术中的数据驱动工艺建模
- 批准号:
520459543 - 财政年份:
- 资助金额:
-- - 项目类别:
Priority Programmes
Scalable Controller Synthesis with Formal Guarantees
具有正式保证的可扩展控制器综合
- 批准号:
511538378 - 财政年份:
- 资助金额:
-- - 项目类别:
Research Grants
相似海外基金
Verification and synthesis of structural features of analog/mixed-signal circuit using constraint programming exampled by ESD and level shifting
使用以 ESD 和电平移位为例的约束编程验证和综合模拟/混合信号电路的结构特征
- 批准号:
431736995 - 财政年份:2020
- 资助金额:
-- - 项目类别:
Research Grants
RF/Analog Verification Engineering
射频/模拟验证工程
- 批准号:
497282-2016 - 财政年份:2016
- 资助金额:
-- - 项目类别:
Experience Awards (previously Industrial Undergraduate Student Research Awards)
SHF: Medium: Booleanized Verification of Analog/Mixed Signal Systems
SHF:中:模拟/混合信号系统的布尔化验证
- 批准号:
1563812 - 财政年份:2016
- 资助金额:
-- - 项目类别:
Standard Grant
Design, verification, and test of analog and mixed-signal integrated circuits with an emphasis on PLLs
模拟和混合信号集成电路的设计、验证和测试,重点是 PLL
- 批准号:
451560-2013 - 财政年份:2015
- 资助金额:
-- - 项目类别:
Collaborative Research and Development Grants
Design, verification, and test of analog and mixed-signal integrated circuits with an emphasis on PLLs
模拟和混合信号集成电路的设计、验证和测试,重点是 PLL
- 批准号:
451560-2013 - 财政年份:2014
- 资助金额:
-- - 项目类别:
Collaborative Research and Development Grants
SBIR Phase II: Analog/Mixed-Signal Integrated Circuit Verification Coverage
SBIR 第二阶段:模拟/混合信号集成电路验证覆盖范围
- 批准号:
1431022 - 财政年份:2014
- 资助金额:
-- - 项目类别:
Standard Grant
Design, verification, and test of analog and mixed-signal integrated circuits with an emphasis on PLLs
模拟和混合信号集成电路的设计、验证和测试,重点是 PLL
- 批准号:
451560-2013 - 财政年份:2013
- 资助金额:
-- - 项目类别:
Collaborative Research and Development Grants
Formal verification of analog and mixed signal systems using automated theorem proving
使用自动定理证明对模拟和混合信号系统进行形式验证
- 批准号:
391924-2010 - 财政年份:2013
- 资助金额:
-- - 项目类别:
Postgraduate Scholarships - Doctoral
SBIR Phase I: Analog/Mixed-Signal Integrated Circuit Verification Coverage
SBIR 第一阶段:模拟/混合信号集成电路验证覆盖范围
- 批准号:
1248944 - 财政年份:2013
- 资助金额:
-- - 项目类别:
Standard Grant
Formal verification of analog and mixed signal systems using automated theorem proving
使用自动定理证明对模拟和混合信号系统进行形式验证
- 批准号:
391924-2010 - 财政年份:2012
- 资助金额:
-- - 项目类别:
Postgraduate Scholarships - Doctoral