权益分类	功能权益	普通用户	{{item.name}}会员
{{category.name}}	{{benefitItem.name}}

BASIC STUDY ON HIGH-PERFORMANCE MULTIPLE-VALUED SUPER CHIP FOR INTELLIGENT ROBOTS

智能机器人高性能多值超级芯片基础研究

基本信息

批准号：
01460157
负责人：
HIGUCHI Tatsuo
金额：
$ 2.88万
依托单位：
TOHOKU UNIVERSITY
依托单位国家：
日本
项目类别：
Grant-in-Aid for General Scientific Research (B)
财政年份：
1989
资助国家：
日本
起止时间：
1989 至 1991
项目状态：
已结题

项目摘要

In the conventional binary arithmetic circuits based on array structures, the operating speed is restricted by carry propagation. The carry propagation in the signed-digit (SD) number systems is always limited to one position to the left. However, the SD number systems have not been studied from the point of view of integrated circuit implementation.This project begins with implementation of the multiple-valued bidirectional current-mode circuits composed of current source, current mirrors, threshold detector, and bidirectional current input. Using the bidirectional currentmode circuits, the SD full adder is realized. The layout of the SD full adder is given with 2-mum CMOS technology. The module is constructed by an adder, a partial-product generator, a quotient digit generator, a sign invertor, two encoders and four wiring blocks.Using the modules thus obtained, any arithmetic operations based on addition, subtraction, multiplication and division can be realized by appropriately specifying the interconnection among the modules. This modular realization is very useful for semicustom VLSI as gate array. The comparison between the proposed SD multiplier and the fastest binary multiplier is carried out.The SD multiply time is comparable to that of the fastest binary multiplier. From the point of view of reduction in design complexity, however, the SD multiplier is much more superior to the binary multiplier.Lastly, it is demonstrated that these advantages of the multiple-valued technology are useful for implementation of the multiple-valued super chip for intelligent robots. The high-performance of the chip is also evaluated in detail.

在传统的基于阵列结构的二进制算术电路中，运算速度受到进位传播的限制。在有符号数字(SD)数字系统中，进位传播总是被限制在左侧的一个位置。本课题首先实现了由电流源、电流镜、阈值检测器和双向电流输入组成的多值双向电流型电路。采用双向电流模式电路，实现了SD全加器。SD全加器的版图采用2微米的CMOS工艺。该模块由一个加法器、一个部分积生成器、一个商数字生成器、一个符号反相器、两个编码器和四个接线块组成，通过适当指定模块之间的互连关系，可以实现任何基于加、减、乘、除的算术运算。这种模块化实现对于半定制VLSI作为门阵列是非常有用的。对所提出的SD乘法器与最快的二进制乘法器进行了比较，SD乘法时间与最快的二进制乘法器相当。然而，从降低设计复杂度的角度来看，SD乘法器要比二进制乘法器优越得多，最后证明了多值技术的这些优势对于智能机器人多值超级芯片的实现是有用的。并对该芯片的高性能进行了详细的评估。