System Integration of Beyond-Binary Computing
System Integration of Beyond-Binary Computing
批准号:
17300022
负责人:
HIGUCHI Tatsuo
金额:
$4.89万
依托单位国家:
日本
项目类别:
Grant-in-Aid for Scientific Research (B)
财政年份:
2005
资助国家:
日本
项目状态:
已结题
起止时间:
2005 至 2007
中文摘要
点击翻译按钮获取中文摘要
英文摘要
The present-day VLSI systems are designed on the basis of binary (radix-2) arithmetic algorithms combined with binary logic devices. As the VLSI technology scales down to deep sub-micron geometry, performance bottlenecks caused by increased wiring complexity and delay are becoming significantly severe. In order to overcome the performance bottlenecks, this research project investigates system integration based on a novel computing paradigm called "Beyond-Binary Computing". Listed below are major results of this project :1. A hardware description language called ARITH was developed for describing hardware algorithms in VLSI systems. By using ARUM, we developed an advanced library containing high-performance arithmetic algorithms using both binary and non-binary number systems. As an application, we used the proposed library to develop a practical module generator supporting various multiplier structures. The generator is available from our website, and is widely used all over the world. … More 2. A new high-level design method with ARITH was developed for designing high-performance beyond-binary arithmetic circuits. The ARITH description can be transformed into a technology-dependent netlist in binary/multiple-valued fused logic. For the prototype design, we used voltage-mode and current-mode CMOS technologies for binary logic and multiple-valued logic, respectively. The process of transforming the netlist into a physical layout pattern is automatically performed by an off-the-shelf place-and-route tool. The capability of the proposed method was investigated through some arithmetic circuit designs.3. A content-addressable memory circuits based on Single-Electron Transistors (SETs) was developed and evaluated for studying next-generation low-power LSI circuits. Also, a redox microarray for wire-free circuit integration using artificial catalyst devices was investigated experimentally. A prototype of redox microarray was demonstrated through an excitable reaction-diffusion dynamics, which was implemented by chemical reaction(e.g. B-Z reaction)waves. The visualization of the chemical waves was also investigated. Less
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
登录
查看更多内容
Prototype Fabrication of Field-Programmable Digital Filter LSIs Using Multinle-Valued Current-Mode Logic
使用多值电流模式逻辑现场可编程数字滤波器 LSI 的原型制造
DOI:
--
发表时间:
2005
期刊:
Journal of Multiple-Valued Logic and Soft Computing 11
影响因子:
--
作者:
[N. Homma, Y. Watanabe, T. Aoki, T. Higuchi, Yuki Watanabe, Naofumi Homma, Katsuhiko Degawa, Koichi Ito, Naofumi Homma, Naofumi Homma, Koichi Ito, Yuki Watanabe, Sei Nagashima, Koichi Ito, Hiroshi Nakajima, 中島 寛, Koichi Ito, Katsuhiko Degawa, Yoshifumi Sasaki, Masanori Natsui, Katsuhiko Degawa]
通讯作者:
Katsuhiko Degawa
Prototype Fabrication of Field-Programmable Digital Filter LSIs Using Multiple-Valued Current-Mode Logic - Device Scaling and Future Prospects
使用多值电流模式逻辑的现场可编程数字滤波器 LSI 的原型制造 - 器件扩展和未来前景
DOI:
--
发表时间:
2005
期刊:
Journal of Multiple-Valued Logic and Soft Computing 11-5-6
影响因子:
--
作者:
[K. Degawa, T. Aoki, T. Higuchi]
通讯作者:
T. Higuchi
Prototype Fabrication of Field-Programmable Digital Filter LSIs Using Multiple-Valued Current-Mode Logic
使用多值电流模式逻辑的现场可编程数字滤波器 LSI 原型制作
DOI:
--
发表时间:
2005
期刊:
Journal of Multiple-Valued Logic and Soft Computing 11・5-6
影响因子:
--
作者:
[Y-T.Chen, X.Han, M.Okada and Y.Chen, Masanori Natsui, Katsuhiko Degawa]
通讯作者:
Katsuhiko Degawa
計算機代数に基づく算術演算回路の表現と検証
基于计算机代数的算术运算电路的表示与验证
DOI:
--
发表时间:
2007
期刊:
影响因子:
--
作者:
[D.TASAKI, M.KATOU, S.MIZUNE, M.OKADA, 渡邉 裕樹]
通讯作者:
渡邉 裕樹
IA Palmprint Recognition Algorithm Using Phase-Only Correlation
使用纯相位相关的 IA 掌纹识别算法
DOI:
--
发表时间:
2008
期刊:
IEICE Trans.on Fundamentals E91-A
影响因子:
--
作者:
[Oliver Bimber, Daisuke Iwai, Gordon Wetzstein, Anselm Grundhofer, Koichi Ito]
通讯作者:
Koichi Ito
共 43 条
New Developments for Beyond-Binary Computing
-
批准号:14380130
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$8.7万
-
财政年份:2002
-
负责人:HIGUCHI Tatsuo
-
依托单位:
Development of Configurable Signal Processors Using Redundant Arithmetic Algorithms
-
批准号:11558028
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$7.55万
-
财政年份:1999
-
负责人:HIGUCHI Tatsuo
-
依托单位:
A Study on Beyond-Binary Computing
-
批准号:11480058
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$6.98万
-
财政年份:1999
-
负责人:HIGUCHI Tatsuo
-
依托单位:
Development of an Integrated Multiwavelength Optical Computing System
-
批准号:08558022
-
项目类别:Grant-in-Aid for Scientific Research (A)
-
资助金额:$6.78万
-
财政年份:1996
-
负责人:HIGUCHI Tatsuo
-
依托单位:
A Study of Highly Parallel Computing Based on Set-Valued Logic
-
批准号:08458058
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$5.44万
-
财政年份:1996
-
负责人:HIGUCHI Tatsuo
-
依托单位:
Development of Highly Parallel Optical Multiplex Computing Systems
-
批准号:05558025
-
项目类别:Grant-in-Aid for Developmental Scientific Research (B)
-
资助金额:$6.72万
-
财政年份:1993
-
负责人:HIGUCHI Tatsuo
-
依托单位:
Multidimensional digital signal processing systems for the next generation visual communication
-
批准号:05452201
-
项目类别:Grant-in-Aid for General Scientific Research (B)
-
资助金额:$3.71万
-
财政年份:1993
-
负责人:HIGUCHI Tatsuo
-
依托单位:
IMPLEMENTATION OF ULTRA-HIGH-SPEED INFERENCE HARDWARE ENGINE BASED ON 4-VALUED CMOS INTEGRATED CIRCUITS AND ITS APPLICATION
-
批准号:03555082
-
项目类别:Grant-in-Aid for Developmental Scientific Research (B)
-
资助金额:$2.24万
-
财政年份:1991
-
负责人:HIGUCHI Tatsuo
-
依托单位:
BASIC STUDY ON HIGH-PERFORMANCE MULTIPLE-VALUED SUPER CHIP FOR INTELLIGENT ROBOTS
-
批准号:01460157
-
项目类别:Grant-in-Aid for General Scientific Research (B)
-
资助金额:$2.88万
-
财政年份:1989
-
负责人:HIGUCHI Tatsuo
-
依托单位:
SYSTEMATIC STUDY ON THEORY AND TECHNOLOGY OF HIGHLY PARALLEL DIGITAL SIGNAL PROCESSING
-
批准号:63302035
-
项目类别:Grant-in-Aid for Co-operative Research (A)
-
资助金额:$2.82万
-
财政年份:1988
-
负责人:HIGUCHI Tatsuo
-
依托单位:
IMPLEMENTATION OF QUATERNARY CMOS INTEGRATED CIRCUIT FOR DOUBLE MATCHING ALGORITHM AND ITS APPLICATION TO MULTIPLE-VALUED DIGITAL PROCESSING SYSTEM
-
批准号:63850083
-
项目类别:Grant-in-Aid for Developmental Scientific Research
-
资助金额:$2.05万
-
财政年份:1988
-
负责人:HIGUCHI Tatsuo
-
依托单位:
海外基金