Floorplan-base Design Environment Technologies for Large-Scale System LSIs

点击翻译按钮获取中文摘要

Aiming at efficient design environments for the large system LSIs, the research on High-level Synthesis and Floorplanning has been done.First, the research on the methods for minimizing power consumption by optimizing the value of the frequency, the power-supply voltage and the threshold voltage of the operation units has been done and new methods based on graph theoretical approach for the linear programming problem, and flow algorithms were developed. Then, a graph theoretical approach for the port assignment problem which is one of the important problems in high-level synthesis was developed. As for the floorplanning problems, floorplanning algorithms for FPGA and 2D/3D Application Specific Network on Chips were developed.