Exploiting Defect Clustering Information in VLSI Testing
Exploiting Defect Clustering Information in VLSI Testing
批准号:
9208929
负责人:
Adit Singh
金额:
$14.01万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
1992
资助国家:
美国
项目状态:
已结题
起止时间:
1992-10-01 至 1996-03-31
中文摘要
点击翻译按钮获取中文摘要
英文摘要
This project is investigating the use of information about defect clustering on wafers to make yield predictions for individual dies based on test results for neighboring dies. The hypothesis is that defects on a wafer are clustered, thus most good dies are close to other good ones and most defective dies are close to others. Clustering information can then be used for targeting particular tests to individual dies on the wafer. Simulations using wafer defect distribution data from the published literature is being employed to assess the viability of the approach. Accurate models to predict defect levels attainable are being developed and strategies for testing dies on the wafer are being determined.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
Collaborative Research: An Effective and Efficient Low-Cost Alternate to Cell Aware Test Generation for Cell Internal Defects
-
批准号:2331003
-
项目类别:Standard Grant
-
资助金额:$30.0万
-
财政年份:2023
-
负责人:Adit Singh
-
依托单位:
SHF: Small: Minimizing System Level Testing of Processor SOCs
-
批准号:1910964
-
项目类别:Standard Grant
-
资助金额:$49.99万
-
财政年份:2019
-
负责人:Adit Singh
-
依托单位:
SHF: Small: Targeting Hazard Activated Faults to Improve Open Defect Coverage of Scan Delay Tests
-
批准号:1527049
-
项目类别:Standard Grant
-
资助金额:$44.98万
-
财政年份:2015
-
负责人:Adit Singh
-
依托单位:
COLLABORATIVE RESEARCH: TIMING VARIATION RESILIENT SIGNAL PROCESSING: HARDWARE-ASSISTED CROSS-LAYER ADAPTATION
-
批准号:1319529
-
项目类别:Standard Grant
-
资助金额:$20.5万
-
财政年份:2013
-
负责人:Adit Singh
-
依托单位:
Collaborative Research: Targeting Multi-Core Clock Performance Gains in the face of Extreme Process Variations
-
批准号:0903449
-
项目类别:Standard Grant
-
资助金额:$15.38万
-
财政年份:2009
-
负责人:Adit Singh
-
依托单位:
Silicon Calibrated Scan Based Timing Tests for Delay Defect Detection
-
批准号:0811454
-
项目类别:Standard Grant
-
资助金额:$35.0万
-
财政年份:2008
-
负责人:Adit Singh
-
依托单位:
EHCS: Dynamic Vertically Integrated Power-Performance-Reliability Modulation in Embedded Digital Signal Processors
-
批准号:0834620
-
项目类别:Continuing Grant
-
资助金额:$22.0万
-
财政年份:2008
-
负责人:Adit Singh
-
依托单位:
ITR: Built-In Test of High Speed/RF Mixed Signal Electronics
-
批准号:0325426
-
项目类别:Continuing Grant
-
资助金额:$23.35万
-
财政年份:2003
-
负责人:Adit Singh
-
依托单位:
Wafer Oriented Trend Analysis for VLSI Test Opitmazation
-
批准号:9912389
-
项目类别:Continuing Grant
-
资助金额:$31.51万
-
财政年份:2000
-
负责人:Adit Singh
-
依托单位:
Research Initiation: Fault Tolerance Schemes for High Performance WSI Processor Arrays
-
批准号:8808325
-
项目类别:Standard Grant
-
资助金额:$6.0万
-
财政年份:1988
-
负责人:Adit Singh
-
依托单位:
海外基金