课题基金 / 基金详情

CAREER: Career Development Plan: Behavioral Modeling, Simulation and Optimization for Mixed-Signal System on a Chip

CAREER: Career Development Plan: Behavioral Modeling, Simulation and Optimization for Mixed-Signal System on a Chip
职业:职业发展计划:混合信号片上系统的行为建模、仿真和优化
批准号:
0448534
负责人:
Sheldon Tan
金额:
$0.0万
依托单位国家:
美国
项目类别:
Continuing Grant
财政年份:
2005
资助国家:
美国
项目状态:
已结题
起止时间:
2005-06-01 至 2012-05-31

项目摘要

项目成果

Sheldon Tan的其他基金

相似基金

相关文献

中文摘要
翻译
点击翻译按钮获取中文摘要
英文摘要
AbstractNSF Proposal#: 0448534Dr. Xiang-Dong (Sheldon Tan) TanUniversity of California at RiversideThis research seeks to develop an integrated research and education program on behavioral modeling, simulation, and optimization techniques to address and overcome the mixed-signal (MS) system-on-a-chip (SoC) design challenges and enable a leap to a new generation of mixed-signal VLSI systems. The focus is to develop efficient techniques for modeling, simulation and optimization of MS SoCs designs, which consist of both analog and digital blocks and operates in mixed frequency ranges (base-band frequency or radio frequency (RF)). The project specifically targets at (a) development of efficient parametric behavioral modeling and hierarchical piecewise linear (PWL) nonlinear modeling techniques based on a graph-based approach for linear and nonlinear analog circuits; (b) investigation of efficient algorithms for optimizing analog circuits and on-chip power-delivery systems for MS-SoC circuits based on modeling techniques. The new modeling techniques will explore a determinant-design diagram (DDD) based symbolic analysis method to construct behavioral models that consider device parameter ranges and design variations to cope with increasing manufacture uncertainty. For modeling nonlinear analog circuits, DDD-based hierarchical piece wise linear (PWL) modeling techniques will be investigated, which promises high fidelity behavioral modeling of very large nonlinear circuits at various abstract levels. As more physical effects become prominent, design practice, especially for the analog circuits, has become an optimization-like process because performance, reliability and manufacturability specifications have to be satisfied or optimized simultaneously. Such optimization-like design paradigms require new different design strategies and methodologies from that of digital circuits and will be explored in this research.The education component of the program consists of development of new curriculum in behavioral modeling, simulation and optimization of MS SoCs, and exploration of innovative learning approaches via web-enabled instructional tools and project-oriented learning for the education of future engineers with the knowledge of behavioral modeling, design and verification for mixed-signal SoCs. Engineers very versed in MS VLSI design and MS CAD development will be trained under this research project.
期刊论文(0)
专著(0)
科研奖励(0)
会议论文
SHF:Small: Learning-based Fast Analysis and Fixing for Electromigration Damage
  • 批准号:
    2305437
  • 项目类别:
    Standard Grant
  • 资助金额:
    $50.0万
  • 财政年份:
    2023
  • 负责人:
    Sheldon Tan
  • 依托单位:
SHF:Small: Data-Driven Thermal Monitoring and Run-Time Management for Manycore Processor and Chiplet Designs
  • 批准号:
    2113928
  • 项目类别:
    Standard Grant
  • 资助金额:
    $50.0万
  • 财政年份:
    2021
  • 负责人:
    Sheldon Tan
  • 依托单位:
SHF:Small: Machine Learning Approach for Fast Electromigration Analysis and Full-Chip Assessment
  • 批准号:
    2007135
  • 项目类别:
    Standard Grant
  • 资助金额:
    $50.0万
  • 财政年份:
    2020
  • 负责人:
    Sheldon Tan
  • 依托单位:
IRES Track I: Development of Global Scientists and Engineers by Collaborative Research on Reliability-Aware IC Design
  • 批准号:
    1854276
  • 项目类别:
    Standard Grant
  • 资助金额:
    $30.0万
  • 财政年份:
    2019
  • 负责人:
    Sheldon Tan
  • 依托单位:
海外基金