A4A: Asynchronous design for analogue electronics
A4A: Asynchronous design for analogue electronics
批准号:
EP/L025507/1
负责人:
Alexandre Yakovlev
金额:
$73.21万
依托单位:
依托单位国家:
英国
项目类别:
Research Grant
财政年份:
2014
资助国家:
英国
项目状态:
已结题
起止时间:
2014 至 --
中文摘要
点击翻译按钮获取中文摘要
英文摘要
Succinctly, this research is about developing and applying asynchronous design methods, which were traditionally focused on digital systems, to the analogue world.Power management ICs, for example, are becoming an area of rapid growth in research - the size, performance and energy requirements, as well as the overall holistic nature of modern ICT system engineering, call for a much more radical innovation in power converter and controller design than ever before. The overall market value for power management ICs had sales revenue of USD 16.9 billion in 2012 and is forecast to rise to USD 26 billion by 2018 (forecast CAGR ca. 7%), with total shipments of analogue devices forecast to jump 14% in 2013 - total sales revenue USD 41 billion). While errors in digital (data) paths are becoming less critical thanks to techniques such as approximate computing and smarter quality of service management, analogue blocks are becoming much more of a weakest link in new ICT systems. The design of analogue circuits must be functionally correct to avoid catastrophic failures that would affect the entire system. Besides the functional correctness of design, the efficiency of analogue circuits, particularly of the power converters themselves, is a problem as they are becoming a significant energy drain, particularly when the data processing parts are idle.The scope of this project is focused on the new design methods and tools that will support the digital electronics which is underneath the analogue circuits. In contrast with the data processing digital hardware ("big digital"), this layer of logic, responsible for controlling analogue blocks, can be named "little digital".The issue of provable correctness is lagging far behind in the current practice of analogue engineering compared to digital systems. Analogue design with "little digital" is largely done by analogue engineers without any formal steps from the specification to netlists. No synthesis tools are available. The project's main goal is to develop a new digital design methodology to be integrated in the process of developing predominantly analogue systems or subsystems of larger ICT systems. This methodology will use asynchronous design principles, specifications, modelling and associated tool support that would be able to address the following four main criteria:1) Robustness of the digital and the whole hybrid system solution. This will enable building systems that are speed-independent, i.e. operate according to specifications (without glitches and hazards) in a wide dynamic range of PVT variations.2) Clarity of specifications. The new model underpinning will eliminate the current practice of ad hoc design of the analogue systems with non-existent specification for digital control. Due to the continuous nature of analogue signals, the models for asynchronous logic like Signal Transition Graphs (STGs) will need to be modified and made suitable for the use by analogue designers.3) Compositional design. The novel models based on Conditional Partial Order Graphs (CPOGs) will address the multitude of modes occurred in analogue circuits and enable specification, synthesis and verification of complex hybrid systems.4) Automation is crucial. It will eliminate the current practice of manual design of hybrid circuits and days of simulation to validate their correctness. The new asynchronous for analogue (A4A) tools will radically improve design productivity of analogue engineers by introducing automated synthesis and formal verification flow.These criteria will essentially mark our research path with the signposts of what is significant to our aims, and where we expect to achieve measurable outcomes. They have been corroborated by our main industrial partner Dialog Semiconductor, who are willing to use asynchronous design in developing their analogue IP solutions for applications in Mobile Systems, Wireless Connectivity, Automotive and Industrial sectors.
期刊论文(10)
专著(0)
科研奖励(0)
会议论文
登录
查看更多内容
DOI:
10.1109/tcad.2019.2962779
发表时间:
2020-10
期刊:
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
影响因子:
2.9
作者:
[Mohammed Al-daloo;A. Soltan;A. Yakovlev]
通讯作者:
Mohammed Al-daloo;A. Soltan;A. Yakovlev
Model-Free Runtime Management of Concurrent Workloads for Energy-Efficient Many-Core Heterogeneous Systems
节能多核异构系统并发工作负载的无模型运行时管理
DOI:
10.1109/patmos.2018.8464142
发表时间:
2018
期刊:
影响因子:
--
作者:
[Aalsaud A]
通讯作者:
Aalsaud A
MEMS-based power delivery control for bursty applications
适用于突发应用的基于 MEMS 的功率传输控制
DOI:
10.1109/iscas.2016.7527359
发表时间:
2016
期刊:
影响因子:
--
作者:
[Alrudainy H]
通讯作者:
Alrudainy H
Energy current and computing
能量流与计算
DOI:
--
发表时间:
2018
期刊:
Philosophical Transactions of the Royal Society A
影响因子:
--
作者:
[Alex Yakovlev]
通讯作者:
Alex Yakovlev
Lifetime reliability characterization of N/MEMS used in power gating of digital integrated circuits
用于数字集成电路功率门控的 N/MEMS 的寿命可靠性表征
DOI:
10.1109/dft.2017.8244452
发表时间:
2017
期刊:
影响因子:
--
作者:
[Alrudainy H]
通讯作者:
Alrudainy H
共 10 条
UKRI-RCN: Exploiting the dynamics of self-timed machine learning hardware (ESTEEM)
-
批准号:EP/X039943/1
-
项目类别:Research Grant
-
资助金额:$106.61万
-
财政年份:2023
-
负责人:Alexandre Yakovlev
-
依托单位:
Staying alive in variable, intermittent, low-power environments (SAVVIE)
-
批准号:EP/K012908/1
-
项目类别:Research Grant
-
资助金额:$42.0万
-
财政年份:2013
-
负责人:Alexandre Yakovlev
-
依托单位:
Globally Asynchronous Elastic Logic Synthesis (GAELS)
-
批准号:EP/I038551/1
-
项目类别:Research Grant
-
资助金额:$49.4万
-
财政年份:2011
-
负责人:Alexandre Yakovlev
-
依托单位:
Dream Fellowship: Energy-Modulated Computing
-
批准号:EP/J005177/1
-
项目类别:Research Grant
-
资助金额:$21.8万
-
财政年份:2011
-
负责人:Alexandre Yakovlev
-
依托单位:
Reliable cell design methods for variable processes (RelCel)
-
批准号:EP/G066361/1
-
项目类别:Research Grant
-
资助金额:$31.64万
-
财政年份:2009
-
负责人:Alexandre Yakovlev
-
依托单位:
Next Generation Energy-Harvesting Electronics - holistic approach 1763
-
批准号:EP/G066728/1
-
项目类别:Research Grant
-
资助金额:$52.25万
-
财政年份:2009
-
负责人:Alexandre Yakovlev
-
依托单位:
Side-channel Resistant Cryptographic IP for Smartcards
-
批准号:EP/G005273/1
-
项目类别:Research Grant
-
资助金额:$15.37万
-
财政年份:2008
-
负责人:Alexandre Yakovlev
-
依托单位:
Support for the 14th International Symposium on Asynchronous Circuits and Systems (ASYNC) and 2nd International Symposium on Networks on Chip (NOCS)
-
批准号:EP/F029012/1
-
项目类别:Research Grant
-
资助金额:$1.81万
-
财政年份:2008
-
负责人:Alexandre Yakovlev
-
依托单位:
Secure Design Flow
-
批准号:EP/F016786/1
-
项目类别:Research Grant
-
资助金额:$87.01万
-
财政年份:2007
-
负责人:Alexandre Yakovlev
-
依托单位:
Self-Timed Event Processor
-
批准号:EP/E044662/1
-
项目类别:Research Grant
-
资助金额:$47.39万
-
财政年份:2007
-
负责人:Alexandre Yakovlev
-
依托单位:
SElf-timed DATapath synthEsis (SEDATE)
-
批准号:EP/D053064/1
-
项目类别:Research Grant
-
资助金额:$39.71万
-
财政年份:2006
-
负责人:Alexandre Yakovlev
-
依托单位:
海外基金