I-Corps: Tunnel FET-based transistor logic for ultra-low-power applications
I-Corps: Tunnel FET-based transistor logic for ultra-low-power applications
批准号:
1806182
负责人:
Yuping Zeng
金额:
$5.0万
依托单位:
依托单位国家:
美国
项目类别:
Standard Grant
财政年份:
2018
资助国家:
美国
项目状态:
已结题
起止时间:
2018-01-01 至 2019-06-30
中文摘要
点击翻译按钮获取中文摘要
英文摘要
The broader impact/commercial potential of this I-Corps project is that the project device has the potential to become the next generation of ultra-low power devices. Tunnel Field Effect Transistors (TFETs), especially those with type III-V heterostructures, are excellent candidates to overcome both size and power scaling issue of Silicon metal?oxide?semiconductor field-effect transistor (Si MOSFET). III-V heterojunction TFET can easily achieve low power consumption by having high on-current and low off-current within a very short range of applied voltage. One of the bottlenecks for III-V materials to become mainstream is the lack of integration with current silicon manufacturing technology. The proposed device demonstrates technology that is compatible with silicon manufacturing technology which has the most commercial impact compared to any other III-V materials devices as it does not require any changes in the existing manufacturing process. By realizing this device, it will open the opportunity to replace the current existing FinFET technology in cellphone and computers, making a new generation of portable devices for logic applications and enabling ever-connected internet of things applications.This I-Corps project proposes to create a low power tunneling field effect transistor (TFET) on a silicon substrate using novel fabrication techniques. The device employs InAs/AlSb/GaSb junction as the tunneling junction. This unique junction produces effective modulation of electron tunneling under control of the applied gate bias. The tunneling barrier AlSb layer is sandwiched between InAs and GaSb. This configuration allows the free band movements between InAs and GaSb. This unique junction is combined with a fin type channel structure to allow effective control over the active channel region by the surrounding gate metals. The fin device architecture will allow excellent gate electro-static control, and combining it with the tunneling mechanism will enable the fabricated devices to achieve a subthreshold slope much smaller than 60mV/dec. Another unique aspect of the proposed design is the use of elevated asymmetric T-shaped source and drain.
期刊论文(3)
专著(0)
科研奖励(0)
会议论文
Effect of bistrifluoromethane sulfonimide treatment on nickel/InAs contacts
双三氟甲磺酰亚胺处理对镍/InAs 触点的影响
DOI:
10.1007/s00339-019-2705-7
发表时间:
2019
期刊:
Applied Physics A
影响因子:
--
作者:
[Shariar, Kazy F., Lin, Guangyang, Wang, Zijian, Cui, Peng, Zhang, Jie, Opila, Robert, Zeng, Yuping]
通讯作者:
Zeng, Yuping
InAs FinFETs Performance Enhancement by Superacid Surface Treatment
通过超酸表面处理增强 InAs FinFET 性能
DOI:
10.1109/ted.2019.2901281
发表时间:
2019
期刊:
IEEE Transactions on Electron Devices
影响因子:
3.1
作者:
[Zeng, Yuping, Khandelwal, Sourabh, Shariar, Kazy F., Wang, Zijian, Lin, Guangyang, Cheng, Qi, Cui, Peng, Opila, Robert, Balakrishnan, Ganesh, Addamane, Sadhvikas]
通讯作者:
Addamane, Sadhvikas
Collaborative Research: FuSe:Substrate-inverted Multi-Material Integration Technology
-
批准号:2328840
-
项目类别:Continuing Grant
-
资助金额:$35.92万
-
财政年份:2023
-
负责人:Yuping Zeng
-
依托单位:
CAREER: Enhancing GaN-on-Si high electron mobility transistor technology for high frequency and high power applications
-
批准号:2239302
-
项目类别:Continuing Grant
-
资助金额:$50.0万
-
财政年份:2023
-
负责人:Yuping Zeng
-
依托单位:
海外基金