The Development of Basic Software Techniques for Variable-Voltage Processors Targeting Low-Energy Consumption
The Development of Basic Software Techniques for Variable-Voltage Processors Targeting Low-Energy Consumption
批准号:
12558029
负责人:
YASUURA Hiroto
金额:
$8.51万
依托单位:
依托单位国家:
日本
项目类别:
Grant-in-Aid for Scientific Research (B)
财政年份:
2000
资助国家:
日本
项目状态:
已结题
起止时间:
2000 至 2001
中文摘要
点击翻译按钮获取中文摘要
英文摘要
This work discusses some basic techniques of software for variable-voltage processors in order to realize low-energy design, together with modeling techniques and evaluations of their potential benefits by simulation. Details are listed as follows :1) A task scheduling technique for a real-time system with a variable-voltage processor, by which supply voltage is changed dynamically, is presented.2) A platform for datapath width optimization of soft-core processors is built and the presented methodology of datapath optimization is evaluated by using MPEG AAC decoder. In addition, an energy minimization methodology using datapath width optimization is proposed. To find the optimized datapath width for a given application in the early phase of designs, an effective bitwidth and access frequency of variables based performance estimation technique is also developed. A low-energy memory design technique is presented as well.3) A new datapath width optimization methodology considering computation precision targeting area and power reduction is presented.4) A power reduction technique by reducing switching of redundant bit is presented, here effective bit line on data bus is called active bit, the other bit is called redundant bit.5) A cost model for SoC (System on a Chip), in which each cost as a parameter is presented, and a design method by market scale and number of products is also presented.6) High-performance/low power cache architectures with variable cache-line size for merged DRAM/Logic LSIs are presented ; in addition, a low-power instruction cache architecture exploiting program execution footprints is presented.
期刊论文(46)
专著(0)
科研奖励(0)
会议论文
登录
查看更多内容
Y.Cao, H.Yasuura: "A System-level Energy Minimization Approach Using Datapath Width Optimization"Proceeding of ISLPED'01. 231-236 (2001)
Y.Cao、H.Yasuura:“使用数据路径宽度优化的系统级能量最小化方法”ISLPED01 论文集。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
大隈孝憲,石原亨,安浦寛人: "可変電源電圧プロセッサに対するリアルタイムスケジューリング手法"電子情報通信学会論文誌. Vol.J83-C. 454-462 (2000)
Takanori Okuma、Toru Ishihara、Hiroto Yasuura:“可变电源电压处理器的实时调度方法”,电子、信息和通信工程师学会卷 J83-462。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
T.Okuma, T.Ishihara, H.Yasuura: "Software Energy Reduction Techniques for Variable Voltage Processors"IEEE Design & Test of Computers. Vol.18No.2. 32-41 (2001)
T.Okuma、T.Ishihara、H.Yasuura:“可变电压处理器的软件节能技术”IEEE Design
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
K. Inoue, K. Kai, and K. Murakami: "Dynamically Variable Line-Size Cache Architecture for Merged DRAM/Logic LSIs"IEICE Transactions on Information and Systems. Vol. E83-D. 1048-1057 (2000)
K. Inoue、K. Kai 和 K. Murakami:“用于合并 DRAM/逻辑 LSI 的动态可变行大小缓存架构”IEICE Transactions on Information and Systems。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
H.Yasuura: "Towards the System LSI Design Technology"IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. Vol.E84-A,No.1. 91-97 (2001)
H.Yasuura:“走向系统LSI设计技术”IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
共 22 条
Research on Design Methodology of Dependable LSI Loading Value and Trust
-
批准号:19200004
-
项目类别:Grant-in-Aid for Scientific Research (A)
-
资助金额:$30.45万
-
财政年份:2007
-
负责人:YASUURA Hiroto
-
依托单位:
Development of High-performance Low-power Processor Systems
-
批准号:13023208
-
项目类别:Grant-in-Aid for Scientific Research on Priority Areas
-
资助金额:$40.32万
-
财政年份:2000
-
负责人:YASUURA Hiroto
-
依托单位:
A Study on Delay and Function Test for Core-Based System LSIs
-
批准号:11450143
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$8.45万
-
财政年份:1999
-
负责人:YASUURA Hiroto
-
依托单位:
Research on Low-Power Design of Microprocessor Systems.
-
批准号:09480057
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$8.38万
-
财政年份:1997
-
负责人:YASUURA Hiroto
-
依托单位:
Development of Curriculums for Education of VLSI System Design.
-
批准号:08558025
-
项目类别:Grant-in-Aid for Scientific Research (A)
-
资助金额:$12.67万
-
财政年份:1996
-
负责人:YASUURA Hiroto
-
依托单位:
Research on Performance Evaluation Technology for High-Performance Computer Systems
-
批准号:07458063
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$4.74万
-
财政年份:1995
-
负责人:YASUURA Hiroto
-
依托单位:
Development of Educational Microprocessors for Computer Science Education
-
批准号:06558043
-
项目类别:Grant-in-Aid for Developmental Scientific Research (B)
-
资助金额:$11.58万
-
财政年份:1994
-
负责人:YASUURA Hiroto
-
依托单位:
Research on Logic Synthesis and Hardware Description Language Considering Layout Design
-
批准号:04452198
-
项目类别:Grant-in-Aid for General Scientific Research (B)
-
资助金额:$4.54万
-
财政年份:1992
-
负责人:YASUURA Hiroto
-
依托单位:
Research on High-Level Information Extraction in Integrated Circuit Design
-
批准号:02650264
-
项目类别:Grant-in-Aid for General Scientific Research (C)
-
资助金额:$1.86万
-
财政年份:1990
-
负责人:YASUURA Hiroto
-
依托单位:
海外基金