Fabrication of Silicon Nano-Devices with High Controllability beyond Lithography Limit
超越光刻极限的高可控性硅纳米器件的制造
基本信息
- 批准号:10450112
- 负责人:
- 金额:$ 8.7万
- 依托单位:
- 依托单位国家:日本
- 项目类别:Grant-in-Aid for Scientific Research (B)
- 财政年份:1998
- 资助国家:日本
- 起止时间:1998 至 1999
- 项目状态:已结题
- 来源:
- 关键词:
项目摘要
The purpose of this study is to develop a highly controllable method for fabricating ultra-small silicon nano-devices beyond the lithography limit without using fine lithography techniques such as electron beam lithography. We have proposed a new method that makes use of anisotropic etching and multiple layers of silicon oxide and silicon nitride. Fine point contact channel was successfully fabricated by selective oxidation and two anisotropic etching steps on silicon-on-insulator (SOI) substrate. The fabricated MOSFET shows good uniformity. The distribution of drain current is less than 10%. Moreover, Coulomb blockade oscillations due to single electron tunneling are observed at low temperatures. Using this technique, the integration of single electron transistors is also performed. By combining the single electron transistor and a memory device with silicon nano-crystal floating dots, the characteristics of single electron transistors are precisely controlled and the peak positions of Coulomb blockade oscillations are adjusted to the desired positions. Then, two single electron transistors are integrated to form a directional current switch. The fabrication process and device control are very effective for the practical integration of single electron transistors.
本研究的目的是开发一种高度可控的方法,可以在不使用电子束光刻等精细光刻技术的情况下,制备超出光刻极限的超小硅纳米器件。我们提出了一种利用各向异性刻蚀和多层氧化硅和氮化硅的新方法。采用选择性氧化和两次各向异性腐蚀工艺,在绝缘体上硅(SOI)衬底上成功制备了细点接触沟道。制作的MOSFET具有良好的均匀性。漏电流分布小于10%。此外,在低温下观察到了由单电子隧穿引起的库仑阻塞振荡。利用这一技术,还实现了单电子晶体管的集成。通过将单电子晶体管和带有硅纳米晶浮点的存储器件相结合,精确地控制单电子晶体管的特性,并将库仑阻塞振荡的峰值位置调整到所需的位置。然后,将两个单电子晶体管集成在一起,形成方向电流开关。制作工艺和器件控制对于单电子晶体管的实际集成是非常有效的。
项目成果
期刊论文数量(33)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
Toshiro Hiramoto and Hiroki Ishikuro: "Quantum Energy and Charging Energy in Point Contact MOSFETs acting as Single Electron Transistors"Superlattices and Microstructures. Vol. 24, No. 1/2. 263-267 (1999)
Toshiro Hiramoto 和 Hiroki Ishikuro:“充当单电子晶体管的点接触 MOSFET 中的量子能量和充电能量”超晶格和微结构。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
Toshiro Hiramoto,H.Ishikuro,and H.Majima(Invited): "Highly Integrated Single Electron Devices and Giga-bit Lithography"Journal of Photopolymer Science and Technology. Vo.12,No3. 417-422 (1999)
Toshiro Hiramoto、H.Ishikuro、H.Majima(特邀):“高度集成单电子器件和千兆位光刻”光聚合物科学与技术杂志。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
T.Hiramoto: "Quantum Energy and Charging Energy in Point Contact MOSFETs acting as Single Electron Transistors" Superlattices and Microdevices. Vol.24, No.1/2. 263-267 (1999)
T.Hiramoto:“充当单电子晶体管的点接触 MOSFET 中的量子能量和充电能量”超晶格和微器件。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
Hiroki Ishikuro and Toshiro Hiramoto: "Fabrication of Nano-Scale Point Contact Metal-Oxide-Semiconductor Field-Effect-Transistors Using Micrometer-Scale Design Rule"Japanese Journal of Applied Physics. Vol. 38, No. 1B. 396-398 (1999)
Hiroki Ishikuro 和 Toshiro Hiramoto:“使用微米级设计规则制造纳米级点接触金属氧化物半导体场效应晶体管”日本应用物理学杂志。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
Nobuyoshi Takahashi,Hiroki Ishikuro, and Toshiro Hiramoto: "Control of Coulomb blockade oscillations in silicon single electron transistor using silicon nano-crystal floating gates"Applied Physics Letter. Vol.76,No.2. 209-211 (2000)
Nobuyoshi Takahashi、Hiroki Ishikuro 和 Toshiro Hiramoto:“使用硅纳米晶体浮栅控制硅单电子晶体管中的库仑阻塞振荡”应用物理快报。
- DOI:
- 发表时间:
- 期刊:
- 影响因子:0
- 作者:
- 通讯作者:
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
数据更新时间:{{ journalArticles.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ monograph.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ sciAawards.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ conferencePapers.updateTime }}
{{ item.title }}
- 作者:
{{ item.author }}
数据更新时间:{{ patent.updateTime }}
HIRAMOTO Toshiro其他文献
HIRAMOTO Toshiro的其他文献
{{
item.title }}
{{ item.translation_title }}
- DOI:
{{ item.doi }} - 发表时间:
{{ item.publish_year }} - 期刊:
- 影响因子:{{ item.factor }}
- 作者:
{{ item.authors }} - 通讯作者:
{{ item.author }}
{{ truncateString('HIRAMOTO Toshiro', 18)}}的其他基金
Basic research on influence of single impurity atom on statistics of nanoscale transistor characteristics
单一杂质原子对纳米晶体管特性统计影响的基础研究
- 批准号:
26630148 - 财政年份:2014
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Challenging Exploratory Research
Basic research on ultra-low voltage MOS transistors aiming at sub-100mV operation
针对亚100mV运行的超低压MOS晶体管基础研究
- 批准号:
25630135 - 财政年份:2013
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Challenging Exploratory Research
Nano MOSFET Fluctuations and Device Integrity
Nano MOSFET 波动和器件完整性
- 批准号:
18063006 - 财政年份:2006
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research on Priority Areas
A research on silicon nano-devices for single-electron, quantum, CMOS integrated circuits operating at room temperature
室温下运行的单电子、量子、CMOS集成电路的硅纳米器件研究
- 批准号:
16201029 - 财政年份:2004
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research (A)
Exploration of Physics and Integration of Nano-Scale MOSEFET with Suppressed Fluctuations
抑制波动的纳米级MOSFET的物理和集成探索
- 批准号:
13450135 - 财政年份:2001
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Study on Performance Increase and Fluctuation Suppression in Thin Film SOI MOSFET by utilizing quantum effects
利用量子效应提高薄膜SOI MOSFET性能并抑制波动的研究
- 批准号:
10555117 - 财政年份:1998
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research (B).
Investigation of Oxidation Mechanisms in SOI Structures
SOI 结构氧化机制的研究
- 批准号:
08455161 - 财政年份:1996
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research (B)
Fluctuations of Characteristics in Sub-0.1mum Thin Film SOI CMOS LSI Devices
0.1微米以下薄膜SOI CMOS LSI器件的特性波动
- 批准号:
07555109 - 财政年份:1995
- 资助金额:
$ 8.7万 - 项目类别:
Grant-in-Aid for Scientific Research (A)














{{item.name}}会员




