A Psychologically-Inspired VLSI Brain Model System Implementing Subconscious Information Processing Based on Analog/Digital Marged Computation

基于模拟/数字边缘计算实现潜意识信息处理的受心理启发的VLSI大脑模型系统

基本信息

  • 批准号:
    14205043
  • 负责人:
  • 金额:
    $ 32.45万
  • 依托单位:
  • 依托单位国家:
    日本
  • 项目类别:
    Grant-in-Aid for Scientific Research (A)
  • 财政年份:
    2002
  • 资助国家:
    日本
  • 起止时间:
    2002 至 2004
  • 项目状态:
    已结题

项目摘要

The purpose of this research is to develop a human-like flexible recognition system not by a sophisticated software processing but by developing VLSI hardware most efficiently mimicking the "human mind-processing".The core of the system is the associative processor that autonomously recalls the maximum likelihood event in the past experience to a current input. We have developed an associative processor where the polarization in a ferroelectric film is utilized as the memory media in the system. In order to resolve the problem of depolarization in the film and the resultant degraded memory contents, a newly developed "Hetero-Gate Ferroelectric Floating Gate MOS" device was introduced to build associative circuitries. Experimental investigation on the ferroelectric film characteristics in such applications has been extensively conducted and it was shown that the system is most suited to such applications as mobile systems in which power dissipation is severely limited. ADP matching VLSI … More chip has been developed for episode memory recall. In episode memory, time sequences of events are stored and the most similar sequence needs be searched allowing some missing events or insertion of some extra events. This is a very computationally expensive processing. However, a very low-power and high-speed DP matching VLSI has been developed based on delay-encoding logic circuits. The system deals analog signals in the time domain while digital signals are utilized in the voltage domain, resulting in the fast and low power operation.As a test vehicle of algorithm development, a face localization and verification system has been developed. Using the image feature vectors based on the edge information extracted from images, faces are very robustly detected from various scenes under different illumination, defocusing, scaling and rotation conditions. Since edge filtering is a very computationally expensive processing, various VLSI chips specialized for the processing have been developed and real-time response capability has been achieved. By operating the image vector generation VLSI at only 100MHz, it outperforms the software processing running on a PC having 2GHz CPU by a factor of approximately 10,000. Less
本研究的目的是开发一个类似人类的灵活识别系统,而不是通过复杂的软件处理,而是通过开发最有效地模仿“人类心理处理”的VLSI硬件,该系统的核心是联想处理器,它自主地回忆过去经验中的最大似然事件到当前输入。我们已经开发了一种联想处理器,其中在铁电薄膜中的极化被用作系统中的存储介质。为了解决薄膜中的去极化和由此产生的存储内容退化的问题,引入了新开发的“异质栅铁电浮栅MOS”器件来构建关联电路。铁电薄膜特性在这种应用中的实验研究已被广泛进行,它表明,该系统是最适合于这样的应用,如移动的系统,其中功耗是严格限制。ADP匹配VLSI ...更多信息 芯片已开发的情节记忆回忆。在情节存储器中,存储事件的时间序列,并且需要搜索最相似的序列,从而允许一些丢失的事件或插入一些额外的事件。这是一个非常昂贵的计算处理。然而,一个非常低的功耗和高速DP匹配的VLSI已经开发出基于延迟编码逻辑电路。该系统在时域处理模拟信号,在电压域处理数字信号,实现了快速、低功耗的工作。作为算法开发的测试平台,开发了人脸定位与验证系统。利用从图像中提取的基于边缘信息的图像特征向量,在不同的光照、散焦、缩放和旋转条件下,从各种场景中非常鲁棒地检测出人脸。由于边缘滤波是计算上非常昂贵的处理,因此已经开发了专用于该处理的各种VLSI芯片,并且已经实现了实时响应能力。通过仅在100MHz下操作图像矢量生成VLSI,它比在具有2GHz CPU的PC上运行的软件处理性能高出约10,000倍。少

项目成果

期刊论文数量(102)
专著数量(0)
科研奖励数量(0)
会议论文数量(0)
专利数量(0)
High-Precision Metal-on-Insulator Micro Spires for Use in Non-magnetic-Probe Magnetic Microscopy,
用于非磁性探针磁力显微镜的高精度绝缘体上金属微型尖顶,
A Floating-Gate-MOS-Based Low-Power CDMA Matched Filter Employing Capacitance Disconnection Technique,
一种采用电容断开技术的基于浮栅 MOS 的低功耗 CDMA 匹配滤波器,
Simple-Architecture Motion-Detection Analog VLSI Based on Quasi-Two-Dimensional Processing
基于准二维处理的简单结构运动检测模拟VLSI
Qian-Rong Gu, Tadashi Shibata: "Speaker and Text Independent Language identification Using Predictive Error Histogram Vectors"Proc. 2003 International Conference on accepted for presentation Acoustics, Speech, and Signal Processing (ICASSP). I36-I39 (2003
顾千荣,柴田正:“使用预测误差直方图向量进行与说话者和文本无关的语言识别”Proc。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
H.Yamasaki, T.Shibata: "A Real-Time VLSI Median Filter Employing Two-Dimensional Bit-Propagating Architecture"Proc.2004 IEEE International Symposium on Circuits and Systems (ISCAS 2004). (印刷中). (2004)
H.Yamasaki、T.Shibata:“采用二维位传播架构的实时 VLSI 中值滤波器”Proc.2004 IEEE 国际电路与系统研讨会 (ISCAS 2004)(印刷中)。
  • DOI:
  • 发表时间:
  • 期刊:
  • 影响因子:
    0
  • 作者:
  • 通讯作者:
{{ item.title }}
{{ item.translation_title }}
  • DOI:
    {{ item.doi }}
  • 发表时间:
    {{ item.publish_year }}
  • 期刊:
  • 影响因子:
    {{ item.factor }}
  • 作者:
    {{ item.authors }}
  • 通讯作者:
    {{ item.author }}

数据更新时间:{{ journalArticles.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ monograph.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ sciAawards.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ conferencePapers.updateTime }}

{{ item.title }}
  • 作者:
    {{ item.author }}

数据更新时间:{{ patent.updateTime }}

SHIBATA Tadashi其他文献

SHIBATA Tadashi的其他文献

{{ item.title }}
{{ item.translation_title }}
  • DOI:
    {{ item.doi }}
  • 发表时间:
    {{ item.publish_year }}
  • 期刊:
  • 影响因子:
    {{ item.factor }}
  • 作者:
    {{ item.authors }}
  • 通讯作者:
    {{ item.author }}

{{ truncateString('SHIBATA Tadashi', 18)}}的其他基金

A VLSI Brain System Integrating Massively-Parallel Subconscious Processing With Sequential Conscious Processing in the Mind
一种将大规模并行潜意识处理与大脑中的顺序意识处理相结合的 VLSI 大脑系统
  • 批准号:
    20246056
  • 财政年份:
    2008
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (A)
A Motion-Analysis VLSI Image Sensor System Extracting the Meaning of Action From Moving Images
运动分析 VLSI 图像传感器系统从运动图像中提取动作的含义
  • 批准号:
    17206030
  • 财政年份:
    2005
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (A)
An Intelligent Image-Recognition VLSI System Employing Neuron-MOS Feature Extracting Circuitry
采用Neuron-MOS特征提取电路的智能图像识别VLSI系统
  • 批准号:
    11305024
  • 财政年份:
    1999
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (A)
A NEURON-MOS NEURAL NETWORK FEATURING ON-CHIP SELF-LEARNING CAPABILITY
具有片上自学习功能的 NEURON-MOS 神经网络
  • 批准号:
    05505003
  • 财政年份:
    1993
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Developmental Scientific Research (A)
NEW LOGIC LSI'S HAVING SOFT HARDWARE CONFIGURATION
具有软硬件配置的新逻辑LSI
  • 批准号:
    04402029
  • 财政年份:
    1992
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for General Scientific Research (A)
A New Functional MOS Transistor Featuring Neuron Functions
一种具有神经元功能的新型功能 MOS 晶体管
  • 批准号:
    02402032
  • 财政年份:
    1990
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for General Scientific Research (A)
RF-DC Coupled Mode Bias Sputtering System
RF-DC耦合模式偏压溅射系统
  • 批准号:
    62850050
  • 财政年份:
    1987
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Developmental Scientific Research

相似海外基金

Study on a functional memory-based VLSI system to grow and adapt to the environment
基于功能记忆的VLSI系统生长和适应环境的研究
  • 批准号:
    23560400
  • 财政年份:
    2011
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (C)
Nonvolatile-device-based PVT-variation-resilient VLSI system
基于非易失性器件的 PVT 抗变化 VLSI 系统
  • 批准号:
    22360137
  • 财政年份:
    2010
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (B)
A distributed adaptive hardware/software CAD methodology for VLSI system on chip
一种用于 VLSI 片上系统的分布式自适应硬件/软件 CAD 方法
  • 批准号:
    203590-2002
  • 财政年份:
    2006
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Discovery Grants Program - Individual
A distributed adaptive hardware/software CAD methodology for VLSI system on chip
一种用于 VLSI 片上系统的分布式自适应硬件/软件 CAD 方法
  • 批准号:
    203590-2002
  • 财政年份:
    2005
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Discovery Grants Program - Individual
A distributed adaptive hardware/software CAD methodology for VLSI system on chip
一种用于 VLSI 片上系统的分布式自适应硬件/软件 CAD 方法
  • 批准号:
    203590-2002
  • 财政年份:
    2004
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Discovery Grants Program - Individual
A distributed adaptive hardware/software CAD methodology for VLSI system on chip
一种用于 VLSI 片上系统的分布式自适应硬件/软件 CAD 方法
  • 批准号:
    203590-2002
  • 财政年份:
    2003
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Discovery Grants Program - Individual
A distributed adaptive hardware/software CAD methodology for VLSI system on chip
一种用于 VLSI 片上系统的分布式自适应硬件/软件 CAD 方法
  • 批准号:
    203590-2002
  • 财政年份:
    2002
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Discovery Grants Program - Individual
CAREER: VLSI System-Level Full-Wave Simulation and Design Optimization
职业:VLSI系统级全波仿真和设计优化
  • 批准号:
    0093309
  • 财政年份:
    2001
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Continuing Grant
Interconnection-Bottleneck-Free VLSI System Based on Dual-Rail Multiple-Valued Digital Computing
基于双轨多值数字计算的无互连超大规模集成电路系统
  • 批准号:
    12480064
  • 财政年份:
    2000
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (B)
Implementation of a High-Performance Multiple-Valued Current-Mode VLSI System with Low-Power and Highly Reliable Capabilities
具有低功耗和高可靠性功能的高性能多值电流模式 VLSI 系统的实现
  • 批准号:
    12680324
  • 财政年份:
    2000
  • 资助金额:
    $ 32.45万
  • 项目类别:
    Grant-in-Aid for Scientific Research (C)
{{ showInfoDetail.title }}

作者:{{ showInfoDetail.author }}

知道了