Performance Driven Layout and Logic Synthesis

点击翻译按钮获取中文摘要

The increased chip complexity causes that average interconnect lengths increase and proportionallylarger and larger fraction of chip's area is occupied by interconnects. This proposal addresses several is-suesrelated to interconnects in submicron technologies.We will concentrate on simultaneous switching cross-talk noise effects in RC interconnects. Our goalhere is to develop efficient, easy to compute and accurate bounds on delay in the presence of crosstalk andto characterize and prevent propagating crosstalk signals. Besides correcting the crosstalk caused prob-lemswe will also develop methodologies of circuit optimization in the presence of crosstalk. We will developgate sizing tool, buffer insertion, spacing and net reordering which will consider both cross-talk and delay.At the same time we will explore regularity at the Boolean level to achieve layouts with mostly localinterconnects. The ultimate goal is to develop logic synthesis methodology which would produce highly reg-ular layout structures without large area penalty. We propose to continue our work on wave steered design methodology and we will develop tools for logic synthesis and physical design of such circuits.