VLSI-Based Robot Electronics System
VLSI-Based Robot Electronics System
批准号:
63550297
负责人:
KAMEYAMA Michitaka
金额:
$1.41万
依托单位:
依托单位国家:
日本
项目类别:
Grant-in-Aid for General Scientific Research (C)
财政年份:
1988
资助国家:
日本
项目状态:
已结题
起止时间:
1988 至 1989
中文摘要
点击翻译按钮获取中文摘要
英文摘要
In robot applications, it is necessary to respond immediately to the change of environment and to move according to the recognized results. A series of chains consisting of many kinds of processing is required between the environment recognition and the movement. In this case, it is necessary to minimize the absolute delay time in each processing module, so that the reduction of latency is very important in the design of VLSI processors for robotics. This research is dedicated for the above purpose, and the main results obtained are summarized as follows:1.Effective Hardware Algorithm To minimize the absolute delay time an algorithm with less computational complexity is desirable. A typical example is the coordinate transformation processor that has been implemented with CMOS LSI. Two-dimensional coordinate rotation is effectively used as a basic operation, which makes the processing speed about 20 times faster than the conventional approach.2.Highly Parallel architecture The use of parallelism is another effective approach to reduce the delay time. In the proposed architecture, the parallel processing elements oT subprocessors are connected through an interconnection network so that each data output is transferred immediately with minimum latency. The applications are also considered such as a matrix operation processor for digital servoing, an inverse dynamics processor, an image recognition processor based on chain-code matching and an obstacle avoidance processor.3.Neural Network for Optimum Solution Discrete-time neural network for highly parallel hardware is proposed. The function of each cell is a multiply-add operation, so that optimum solutions are always obtained for the optimization problems such as the minimization of an evaluation function.
期刊论文(53)
专著(0)
科研奖励(0)
会议论文
登录
查看更多内容
Somchai Kittichaikoonkit: "演算遅れ時間最小形行列演算VLSIア-キテクチャとロボット制御への応用" 1990年電子情報通信学会春季全国大会講演論文集. 6-127 (1990)
Somchai Kittichaikoonkit:“最小延迟时间矩阵计算 VLSI 架构及其在机器人控制中的应用”1990 年 IEICE 春季全国会议记录 6-127 (1990)。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
亀山充隆: "知能ロボットとス-パ-チップ" 日本ロボット学会誌. 8. 120-122 (1990)
Mitsutaka Kameyama:“智能机器人和超级芯片”日本机器人学会杂志 8. 120-122 (1990)。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
釜啓輔: "マルチスボット光を用いた並列三次元計測" 平成元年度電気関係学会東北支部連合大会講演論文集. 50 (1989)
Keisuke Kama:“使用多点光的并行三维测量”1989 年电气工程学会东北分会会议记录 50(1989)。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
Somchai Kittichaikoonkit: "演算遅れ時間最小形ロボット専用プロセッサのア-キテクチャ" 平成元年度電気関係学会東北支部連合大会講演論文集. 88 (1989)
Somchai Kittichaikoonkit:“具有最小计算延迟时间的机器人专用处理器的体系结构”1989 年日本电气工程师联合会东北分会会议记录 88 (1989)。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
三浦真樹: "連立1次方程式のための並列セル構造ハ-ドウェアアルゴリズム" 連立1次方程式のための並列セル構造ハ-ドウェアアルゴリズム. 66 (1988)
Maki Miura:“联立线性方程的并行单元结构硬件算法” 联立线性方程的并行单元结构硬件算法 66 (1988)。
DOI:
--
发表时间:
期刊:
影响因子:
--
作者:
[]
通讯作者:
共 47 条
Multiple-Valued Reconfigurable VLSI Based on Adaptively Autonomous Operation
-
批准号:23656230
-
项目类别:Grant-in-Aid for Challenging Exploratory Research
-
资助金额:$2.41万
-
财政年份:2011
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Optimal VLSI Design for a Highly-Safe Intelligent Vehicle Based on a System Integration Theory
-
批准号:17300009
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$8.58万
-
财政年份:2005
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Development of VLSI Processor Chip Family for Highly-Safe Intelligent Vehicles Based on Optimal Design Mythologies
-
批准号:12555119
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$4.61万
-
财政年份:2000
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Development of a Chip Family for Ultra-Highly-Parallel Multiple-Valued Integrated Circuits and Its Applications
-
批准号:09558025
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$5.38万
-
财政年份:1997
-
负责人:KAMEYAMA Michitaka
-
依托单位:
High-Level Synthesis of High-Performance VLSI Processors for Intelligent Integrated System
-
批准号:09450162
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$4.35万
-
财政年份:1997
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Study on Multiple-Valued VLSI Processors for a Highly Safe Intelligent Vehicle
-
批准号:07558151
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$0.45万
-
财政年份:1995
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Ultra-Parallel and Ultra-High-Speed Architecture for Ultimate Integration
-
批准号:07248102
-
项目类别:Grant-in-Aid for Scientific Research on Priority Areas
-
资助金额:$111.04万
-
财政年份:1995
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Ultra-Highly-Parallel Arithmetic and Logic Circuits and Their Multiple-Valued Integration
-
批准号:06452386
-
项目类别:Grant-in-Aid for Scientific Research (B)
-
资助金额:$3.71万
-
财政年份:1994
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Development of VLSI Processors for Robot Control with Ultra-High Performance in the Arithmetic Delay
-
批准号:04555076
-
项目类别:Grant-in-Aid for Developmental Scientific Research (B)
-
资助金额:$5.82万
-
财政年份:1992
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Study on Post-Binary ULSI Sstems
-
批准号:04044024
-
项目类别:Grant-in-Aid for international Scientific Research
-
资助金额:$2.18万
-
财政年份:1992
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Ultra-Many-Valued, Highly Parallel Computing System for Biochip Implementation
-
批准号:03805033
-
项目类别:Grant-in-Aid for General Scientific Research (C)
-
资助金额:$1.09万
-
财政年份:1991
-
负责人:KAMEYAMA Michitaka
-
依托单位:
Implementation of an Ultra-Higyly Parallel Residue Arithemtic Integrated Circuit Based on Multiple-Vlaued Logic and its Evaluation
-
批准号:01850085
-
项目类别:Grant-in-Aid for Developmental Scientific Research (B).
-
资助金额:$1.54万
-
财政年份:1989
-
负责人:KAMEYAMA Michitaka
-
依托单位:
LSI-Oriented Digital Signal Processing System Based on Residue Arithemtic Circuits and Its Comprehensive Evaluation
-
批准号:59850066
-
项目类别:Grant-in-Aid for Developmental Scientific Research
-
资助金额:$1.54万
-
财政年份:1984
-
负责人:KAMEYAMA Michitaka
-
依托单位: